Home
last modified time | relevance | path

Searched refs:Arm (Results 1 – 25 of 38) sorted by relevance

12

/llvm-project-15.0.7/mlir/test/
H A DCMakeLists.txt27 "If set, arch-specific Arm integration tests are run with an emulator.")
29 … "If arch-specific Arm integration tests run emulated, pass these as parameters to the emulator.")
31 "If arch-specific Arm integration tests run emulated, use this Arm native lli.")
33 …"If arch-specific Arm integration tests run emulated, find Arm native utility libraries in this di…
37 option(MLIR_RUN_ARM_SVE_TESTS "Run Arm SVE tests.")
/llvm-project-15.0.7/llvm/test/tools/llvm-objdump/ELF/ARM/
H A Dunknown-instr-resync.test4 # sense for the Arm instruction set encoding.
7 # symbols as in Arm state, with the one in the middle unknown, and we
9 # any Arm instruction.
/llvm-project-15.0.7/llvm/docs/
H A DHowToCrossCompileBuiltinsOnArm.rst2 How to Cross Compile Compiler-rt Builtins For Arm
9 of compiler-rt for an Arm target, from an x86_64 Linux machine.
11 While this document concentrates on Arm and Linux the general principles should
55 Building compiler-rt builtins for Arm
83 information to generate code for the Arm architecture we are targeting. We will
84 need to select the Arm target, select the Armv7-A architecture and choose
85 between using Arm or Thumb.
169 Arm architecture not given
192 Arm Soft-Float Target
194 The instructions for the Arm hard-float target can be used for the soft-float
[all …]
H A DUserGuides.rst225 Notes on cross-building and testing the compiler-rt builtins for Arm.
H A DGettingInvolved.rst168 * - Scalable Vectors and Arm SVE
255 submitting talks; and other general LLVM-related topics. Arm/AArch64
H A DDiscourseMigrationGuide.md57 <tr><td>Code Generation - Arm</td><td>[email protected]</td></tr>
/llvm-project-15.0.7/lldb/docs/use/
H A Dqemu-testing.rst16 with Arm or AArch64, but support for other architectures can be added easily.
53 **Example:** Build QEMU binaries and Arm/AArch64 Linux kernel image
76 Run QEMU Arm or AArch64 system emulation using run-qemu.sh
100 **Example:** Run QEMU Arm or AArch64 system emulation using run-qemu.sh
/llvm-project-15.0.7/lldb/source/Plugins/Architecture/
H A DCMakeLists.txt1 add_subdirectory(Arm)
/llvm-project-15.0.7/libc/AOR_v20.02/
H A DREADME.md1 This directory contains Arm's contribution of their optimized routines as
/llvm-project-15.0.7/llvm/test/MC/MachO/ARM/
H A Ddarwin-Thumb-reloc.s31 @ CHECK: CpuType: Arm (0xC)
H A Ddarwin-ARM-reloc.s30 @ CHECK: CpuType: Arm (0xC)
/llvm-project-15.0.7/lldb/source/Plugins/ObjectFile/PDB/
H A DObjectFilePDB.cpp64 case PDB_Machine::Arm: in GetArchitecture()
/llvm-project-15.0.7/mlir/include/mlir/Dialect/ArmSVE/
H A DArmSVE.td26 let summary = "Basic dialect to target Arm SVE architectures";
28 This dialect contains the definitions necessary to target specific Arm SVE
/llvm-project-15.0.7/llvm/include/llvm/BinaryFormat/
H A DMinidump.h152 } Arm; member
/llvm-project-15.0.7/llvm/test/tools/llvm-readobj/MachO/
H A Dfile-headers.test141 # ARM-NEXT: CpuType: Arm (0xC)
/llvm-project-15.0.7/llvm/unittests/ObjectYAML/
H A DMinidumpYAMLTest.cpp58 EXPECT_EQ(0x05060708u, SysInfo.CPU.Arm.CPUID); in TEST()
/llvm-project-15.0.7/llvm/tools/llvm-pdbutil/
H A DPdbYaml.cpp38 io.enumCase(Value, "Arm", PDB_Machine::Arm); in enumeration()
/llvm-project-15.0.7/llvm/include/llvm/DebugInfo/PDB/
H A DPDBTypes.h130 Arm = 0x1C0, enumerator
/llvm-project-15.0.7/llvm/lib/DebugInfo/PDB/
H A DPDBExtras.cpp314 CASE_OUTPUT_ENUM_CLASS_NAME(PDB_Machine, Arm, OS) in operator <<()
/llvm-project-15.0.7/llvm/test/Transforms/SimplifyCFG/ARM/
H A Dselect-costs.ll9 ; FIXME: The Arm cost model needs to be updated for SizeAndLatency.
/llvm-project-15.0.7/llvm/lib/ObjectYAML/
H A DMinidumpYAML.cpp341 IO.mapOptional("CPU", Info.CPU.Arm); in streamMapping()
/llvm-project-15.0.7/clang/lib/Headers/
H A DCMakeLists.txt25 # Headers shared by Arm and AArch64
/llvm-project-15.0.7/clang/docs/
H A DOffloadingDesign.rst21 as NVPTX, AMDGPU, X86_64, Arm, and PowerPC. Offloading code is generated by
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMInstrCDE.td9 // This file describes the Arm CDE (Custom Datapath Extension) instruction set.
/llvm-project-15.0.7/mlir/include/mlir/Conversion/
H A DPasses.td134 let summary = "Convert Arm NEON structured ops to intrinsics";

12