Home
last modified time | relevance | path

Searched refs:ArgGPRs (Results 1 – 4 of 4) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/CSKY/
H A DCSKYCallingConv.h29 static const MCPhysReg ArgGPRs[] = {CSKY::R0, CSKY::R1, CSKY::R2, CSKY::R3}; in CC_CSKY_ABIV2_SOFT_64() local
30 Register Reg = State.AllocateReg(ArgGPRs); in CC_CSKY_ABIV2_SOFT_64()
38 if (!State.AllocateReg(ArgGPRs)) in CC_CSKY_ABIV2_SOFT_64()
48 static const MCPhysReg ArgGPRs[] = {CSKY::R0, CSKY::R1}; in Ret_CSKY_ABIV2_SOFT_64() local
49 Register Reg = State.AllocateReg(ArgGPRs); in Ret_CSKY_ABIV2_SOFT_64()
54 if (!State.AllocateReg(ArgGPRs)) in Ret_CSKY_ABIV2_SOFT_64()
/llvm-project-15.0.7/llvm/lib/Target/LoongArch/
H A DLoongArchISelLowering.cpp818 const MCPhysReg ArgGPRs[] = {LoongArch::R4, LoongArch::R5, LoongArch::R6, variable
839 Reg = State.AllocateReg(ArgGPRs); in CC_LoongArch()
/llvm-project-15.0.7/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp10256 static const MCPhysReg ArgGPRs[] = { variable
10291 if (Register Reg = State.AllocateReg(ArgGPRs)) { in CC_RISCVAssign2XLen()
10309 if (Register Reg = State.AllocateReg(ArgGPRs)) { in CC_RISCVAssign2XLen()
10411 unsigned RegIdx = State.getFirstUnallocated(ArgGPRs); in CC_RISCV()
10413 if (RegIdx != array_lengthof(ArgGPRs) && RegIdx % 2 == 1) in CC_RISCV()
10414 State.AllocateReg(ArgGPRs); in CC_RISCV()
10433 Register Reg = State.AllocateReg(ArgGPRs); in CC_RISCV()
10441 if (!State.AllocateReg(ArgGPRs)) in CC_RISCV()
10502 if ((Reg = State.AllocateReg(ArgGPRs))) { in CC_RISCV()
10518 Reg = State.AllocateReg(ArgGPRs); in CC_RISCV()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp3866 ArrayRef<MCPhysReg> ArgGPRs = get64BitArgumentGPRs(CallConv, Subtarget); in createVarArgAreaAndStoreRegisters() local
3869 unsigned NumIntRegs = CCInfo.getFirstUnallocated(ArgGPRs); in createVarArgAreaAndStoreRegisters()
3889 FuncInfo->setVarArgsFPOffset(ArgGPRs.size() * 8 + NumXMMRegs * 16); in createVarArgAreaAndStoreRegisters()
3891 ArgGPRs.size() * 8 + ArgXMMs.size() * 16, Align(16), false)); in createVarArgAreaAndStoreRegisters()
3901 for (MCPhysReg Reg : ArgGPRs.slice(NumIntRegs)) { in createVarArgAreaAndStoreRegisters()