Home
last modified time | relevance | path

Searched refs:AVs (Results 1 – 2 of 2) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/Hexagon/
H A DHexagonGenInsert.cpp545 bool findRecordInsertForms(unsigned VR, OrderedRegisterList &AVs);
785 OrderedRegisterList &AVs) { in findRecordInsertForms() argument
788 << " AVs: " << PrintORL(AVs, HRI) << "\n"; in findRecordInsertForms()
790 if (AVs.size() == 0) in findRecordInsertForms()
811 iterator B = AVs.begin(), E = AVs.end(); in findRecordInsertForms()
864 for (unsigned SrcR : AVs) { in findRecordInsertForms()
917 OrderedRegisterList &AVs) { in collectInBlock() argument
952 findRecordInsertForms(VR, AVs); in collectInBlock()
962 AVs.insert(VR); in collectInBlock()
968 collectInBlock(SB, AVs); in collectInBlock()
[all …]
H A DHexagonBitSimplify.cpp293 RegisterSet &AVs) { in INITIALIZE_PASS_DEPENDENCY()
302 RegisterSet NewAVs = AVs; in INITIALIZE_PASS_DEPENDENCY()
1583 for (Register R = AVs.find_first(); R; R = AVs.find_next(R)) { in findMatch()
1621 const RegisterSet &AVs) { in processBlock() argument
1624 RegisterSet AVB(AVs); in processBlock()
2208 const RegisterSet &AVs) { in genBitSplit() argument
2259 for (unsigned S = AVs.find_first(); S; S = AVs.find_next(S)) { in genBitSplit()
2421 const RegisterSet &AVs) { in simplifyExtractLow() argument
2504 for (unsigned R = AVs.find_first(); R != 0; R = AVs.find_next(R)) { in simplifyExtractLow()
2733 const RegisterSet &AVs) { in processBlock() argument
[all …]