Home
last modified time | relevance | path

Searched refs:xe_root_tile_mmio (Results 1 – 13 of 13) sorted by relevance

/linux-6.15/drivers/gpu/drm/xe/
H A Dxe_hwmon.c168 struct xe_mmio *mmio = xe_root_tile_mmio(xe); in xe_hwmon_power_max_read()
209 struct xe_mmio *mmio = xe_root_tile_mmio(hwmon->xe); in xe_hwmon_power_max_write()
241 struct xe_mmio *mmio = xe_root_tile_mmio(hwmon->xe); in xe_hwmon_power_rated_max_read()
278 struct xe_mmio *mmio = xe_root_tile_mmio(hwmon->xe); in xe_hwmon_energy_get()
301 struct xe_mmio *mmio = xe_root_tile_mmio(hwmon->xe); in xe_hwmon_power_max_interval_show()
342 struct xe_mmio *mmio = xe_root_tile_mmio(hwmon->xe); in xe_hwmon_power_max_interval_store()
519 struct xe_mmio *mmio = xe_root_tile_mmio(hwmon->xe); in xe_hwmon_get_voltage()
542 struct xe_mmio *mmio = xe_root_tile_mmio(hwmon->xe); in xe_hwmon_temp_read()
844 struct xe_mmio *mmio = xe_root_tile_mmio(hwmon->xe); in xe_hwmon_get_preregistration_info()
H A Dxe_ttm_stolen_mgr.c65 val = xe_mmio_read64_2x32(xe_root_tile_mmio(xe), STOLEN_RESERVED); in get_wopcm_size()
86 struct xe_mmio *mmio = xe_root_tile_mmio(xe); in detect_bar2_dgfx()
128 ggc = xe_mmio_read32(xe_root_tile_mmio(xe), GGC); in detect_bar2_integrated()
H A Dxe_survivability_mode.c69 mmio = xe_root_tile_mmio(xe); in populate_survivability_info()
201 struct xe_mmio *mmio = xe_root_tile_mmio(xe); in survivability_mode_requested()
H A Dxe_mmio.h40 static inline struct xe_mmio *xe_root_tile_mmio(struct xe_device *xe) in xe_root_tile_mmio() function
H A Dxe_irq.c96 struct xe_mmio *mmio = xe_root_tile_mmio(xe); in xelp_intr_disable()
112 struct xe_mmio *mmio = xe_root_tile_mmio(xe); in gu_misc_irq_ack()
127 struct xe_mmio *mmio = xe_root_tile_mmio(xe); in xelp_intr_enable()
397 struct xe_mmio *mmio = xe_root_tile_mmio(xe); in dg1_intr_disable()
415 struct xe_mmio *mmio = xe_root_tile_mmio(xe); in dg1_intr_enable()
H A Dxe_sriov.c41 u32 value = xe_mmio_read32(xe_root_tile_mmio(xe), VF_CAP_REG); in test_is_vf()
H A Dxe_device.c508 return xe_mmio_read32(xe_root_tile_mmio(xe), GU_CNTL_PROTECTED) & DRIVERINT_FLR_DIS; in xe_driver_flr_disabled()
527 struct xe_mmio *mmio = xe_root_tile_mmio(xe); in __xe_driver_flr()
622 u32 val = xe_mmio_read32(xe_root_tile_mmio(xe), GU_CNTL) & LMEM_INIT; in verify_lmem_ready()
972 xe_mmio_write32(xe_root_tile_mmio(xe), VF_CAP_REG, 0); in xe_device_wmb()
H A Dxe_vsec.c174 xe_mmio_rmw32(xe_root_tile_mmio(xe), SG_REMAP_INDEX1, SG_REMAP_BITS, in xe_pmt_telem_read()
H A Dxe_mmio.c69 struct xe_mmio *mmio = xe_root_tile_mmio(xe); in mmio_multi_tile_setup()
H A Dxe_ggtt.c412 xe_mmio_read32(xe_root_tile_mmio(xe), VF_CAP_REG); in xe_ggtt_invalidate()
H A Dxe_pci.c451 struct xe_mmio *mmio = xe_root_tile_mmio(xe); in read_gmdid()
/linux-6.15/drivers/gpu/drm/xe/display/
H A Dxe_plane_initial.c35 timestamp = xe_mmio_read32(xe_root_tile_mmio(xe), pipe_frmtmstmp); in intel_plane_initial_vblank_wait()
37 …ret = xe_mmio_wait32_not(xe_root_tile_mmio(xe), pipe_frmtmstmp, ~0U, timestamp, 40000U, &timestamp… in intel_plane_initial_vblank_wait()
/linux-6.15/drivers/gpu/drm/xe/compat-i915-headers/
H A Dintel_uncore.h24 return xe_root_tile_mmio(xe); in __compat_uncore_to_mmio()