Home
last modified time | relevance | path

Searched refs:wrmsrl_safe (Results 1 – 21 of 21) sorted by relevance

/linux-6.15/arch/x86/events/intel/
H A Dp6.c166 (void)wrmsrl_safe(hwc->config_base, val); in p6_pmu_disable_event()
183 (void)wrmsrl_safe(hwc->config_base, val); in p6_pmu_enable_event()
H A Dknc.c185 (void)wrmsrl_safe(hwc->config_base + hwc->idx, val); in knc_pmu_disable_event()
196 (void)wrmsrl_safe(hwc->config_base + hwc->idx, val); in knc_pmu_enable_event()
H A Dp4.c914 (void)wrmsrl_safe(hwc->config_base, in p4_pmu_disable_event()
947 (void)wrmsrl_safe(MSR_IA32_PEBS_ENABLE, (u64)bind->metric_pebs); in p4_pmu_enable_pebs()
948 (void)wrmsrl_safe(MSR_P4_PEBS_MATRIX_VERT, (u64)bind->metric_vert); in p4_pmu_enable_pebs()
982 (void)wrmsrl_safe(escr_addr, escr_conf); in __p4_pmu_enable_event()
983 (void)wrmsrl_safe(hwc->config_base, in __p4_pmu_enable_event()
1401 wrmsrl_safe(reg, 0ULL); in p4_pmu_init()
H A Dlbr.c1605 if (wrmsrl_safe(MSR_ARCH_LBR_DEPTH, lbr_nr)) in intel_pmu_arch_lbr_init()
H A Dcore.c2979 wrmsrl_safe(x86_pmu_config_addr(idx), 0ull); in intel_pmu_reset()
2980 wrmsrl_safe(x86_pmu_event_addr(idx), 0ull); in intel_pmu_reset()
2985 wrmsrl_safe(x86_pmu_fixed_ctr_addr(idx), 0ull); in intel_pmu_reset()
5633 if (wrmsrl_safe(msr, val_tmp) || in check_msr()
/linux-6.15/drivers/platform/x86/intel/
H A Dturbo_max_3.c44 ret = wrmsrl_safe(MSR_OC_MAILBOX, value); in get_oc_core_priority()
/linux-6.15/arch/x86/lib/
H A Dmsr.c61 return wrmsrl_safe(msr, m->q); in msr_write()
/linux-6.15/arch/x86/kernel/cpu/
H A Dcommon.c161 wrmsrl_safe(info->msr_ppin_ctl, val | 2UL); in ppin_init()
2159 wrmsrl_safe(MSR_IA32_SYSENTER_CS, (u64)__KERNEL_CS); in idt_syscall_init()
2160 wrmsrl_safe(MSR_IA32_SYSENTER_ESP, in idt_syscall_init()
2162 wrmsrl_safe(MSR_IA32_SYSENTER_EIP, (u64)entry_SYSENTER_compat); in idt_syscall_init()
2165 wrmsrl_safe(MSR_IA32_SYSENTER_CS, (u64)GDT_ENTRY_INVALID_SEG); in idt_syscall_init()
2166 wrmsrl_safe(MSR_IA32_SYSENTER_ESP, 0ULL); in idt_syscall_init()
2167 wrmsrl_safe(MSR_IA32_SYSENTER_EIP, 0ULL); in idt_syscall_init()
H A Damd.c620 else if (c->x86 >= 0x19 && !wrmsrl_safe(MSR_IA32_PRED_CMD, PRED_CMD_SBPB)) { in early_init_amd()
798 wrmsrl_safe(MSR_F15H_IC_CFG, value); in init_amd_bd()
849 wrmsrl_safe(MSR_ZEN2_SPECTRAL_CHICKEN, value); in init_spectral_chicken()
H A Dbus_lock.c104 if (wrmsrl_safe(MSR_TEST_CTRL, ctrl)) in split_lock_verify_msr()
/linux-6.15/arch/x86/include/asm/
H A Dmsr.h320 static inline int wrmsrl_safe(u32 msr, u64 val) in wrmsrl_safe() function
389 return wrmsrl_safe(msr_no, q); in wrmsrl_safe_on_cpu()
/linux-6.15/drivers/powercap/
H A Dintel_rapl_msr.c126 ra->err = wrmsrl_safe(ra->reg.msr, val); in rapl_msr_update_func()
/linux-6.15/arch/x86/kernel/cpu/mce/
H A Dinject.c750 wrmsrl_safe(mca_msr_reg(bank, MCA_STATUS), status); in check_hw_inj_possible()
752 wrmsrl_safe(mca_msr_reg(bank, MCA_STATUS), 0); in check_hw_inj_possible()
H A Dintel.c466 wrmsrl_safe(MSR_ERROR_CONTROL, error_control); in intel_imc_init()
/linux-6.15/drivers/thermal/intel/
H A Dtherm_throt.c646 wrmsrl_safe(MSR_HWP_STATUS, 0); in notify_hwp_interrupt()
/linux-6.15/drivers/platform/x86/intel/speed_select_if/
H A Disst_if_common.c214 wrmsrl_safe(sst_cmd->cmd, sst_cmd->data); in isst_restore_msr_local()
/linux-6.15/arch/x86/kernel/cpu/resctrl/
H A Dcore.c148 if (wrmsrl_safe(MSR_IA32_L3_CBM_BASE, max_cbm)) in cache_alloc_hsw_probe()
/linux-6.15/arch/x86/events/
H A Dcore.c320 ret = wrmsrl_safe(reg, val); in check_hw_exists()
/linux-6.15/drivers/cpufreq/
H A Dintel_pstate.c1900 wrmsrl_safe(MSR_HWP_STATUS, 0); in notify_hwp_interrupt()
/linux-6.15/arch/x86/kvm/
H A Dx86.c596 ret = wrmsrl_safe(msr, val); in kvm_probe_user_return_msr()
647 err = wrmsrl_safe(kvm_uret_msrs_list[slot], value); in kvm_set_user_return_msr()
13673 else if (wrmsrl_safe(MSR_IA32_SPEC_CTRL, value)) in kvm_spec_ctrl_test_value()
/linux-6.15/arch/x86/kvm/svm/
H A Dsev.c3122 if (WARN_ON_ONCE(wrmsrl_safe(MSR_AMD64_VM_PAGE_FLUSH, addr | asid))) in sev_flush_encrypted_page()