Searched refs:w11 (Results 1 – 9 of 9) sorted by relevance
| /linux-6.15/arch/arm64/crypto/ |
| H A D | aes-cipher-core.S | 88 ldp w10, w11, [rk, #-8]
98 eor w7, w7, w11
104 0: \round w8, w9, w10, w11, w4, w5, w6, w7
105 \round w4, w5, w6, w7, w8, w9, w10, w11
108 \round w8, w9, w10, w11, w4, w5, w6, w7
110 2: \round w4, w5, w6, w7, w8, w9, w10, w11
113 \round w4, w5, w6, w7, w8, w9, w10, w11, \bsz, b
|
| H A D | ghash-ce-core.S | 537 mov w11, #(0x1 << 24) // BE '1U'
539 mov KS0.s[3], w11
703 sub w11, w8, #3
707 rev w11, w11
714 ins KS1.s[3], w11
|
| H A D | aes-modes.S | 327 CTR_W .req w11 // XCTR only
|
| H A D | sm3-neon-core.S | 50 #define t0 w11
|
| /linux-6.15/drivers/crypto/hisilicon/ |
| H A D | qm_common.h | 35 __le16 w11; member
50 __le16 w11; member
|
| H A D | qm.c | 47 #define QM_SQ_TAIL_IDX(sqc) ((le16_to_cpu((sqc).w11) >> 6) & 0x1)
59 #define QM_CQ_TAIL_IDX(cqc) ((le16_to_cpu((cqc).w11) >> 6) & 0x1)
2102 sqc.w11 = cpu_to_le16(QM_QC_PASID_ENABLE << in qm_sq_ctx_cfg()
2132 cqc.w11 = cpu_to_le16(QM_QC_PASID_ENABLE); in qm_cq_ctx_cfg()
|
| /linux-6.15/drivers/net/wireless/realtek/rtw89/ |
| H A D | cam.h | 437 __le32 w11; member
|
| H A D | cam.c | 1111 h2c->w11 = le32_encode_bits(mld_bssid[0], DCTLINFO_V2_W11_MLD_BSSID_0) | in rtw89_cam_fill_dctl_sec_cam_info_v2()
|
| H A D | fw.h | 620 __le32 w11; member
1371 __le32 w11; member
1540 __le32 w11; member
|