| /linux-6.15/Documentation/ABI/testing/ |
| H A D | sysfs-bus-coresight-devices-trbe | 12 Description: (Read) Shows if TRBE updates in the memory are with access 13 and dirty flag updates as well. This value is fetched from
|
| /linux-6.15/drivers/net/ |
| H A D | LICENSE.SRC | 14 on an "as-is" basis. No further updates to this software should be 15 expected. Although updates may occur, no commitment exists.
|
| /linux-6.15/Documentation/driver-api/firmware/ |
| H A D | fw_search_path.rst | 9 * /lib/firmware/updates/UTS_RELEASE/ 10 * /lib/firmware/updates/
|
| /linux-6.15/tools/perf/pmu-events/ |
| H A D | metric.py | 582 updates: Dict[Tuple[str, str], Expression] = dict() 595 if (inner_pmu, inner_name) in updates: 596 inner_expression = updates[(inner_pmu, inner_name)] 600 if (outer_pmu, outer_name) in updates and updated.Equals(updates[(outer_pmu, outer_name)]): 602 updates[(outer_pmu, outer_name)] = updated 603 return updates
|
| /linux-6.15/Documentation/RCU/ |
| H A D | checklist.rst | 32 for lockless updates. This does result in the mildly 34 rcu_read_unlock() are used to protect updates, however, this 45 c. restricting updates to a single task. 107 c. Make updates appear atomic to readers. For example, 108 pointer updates to properly aligned fields will 119 d. Carefully order the updates and the reads so that readers 298 limit on this number, stalling updates as needed to allow 306 from ever ending.) Another way to stall the updates 307 is for the updates to use a wrapper function around 317 guarding updates with a global lock, limiting their rate. [all …]
|
| /linux-6.15/scripts/atomic/kerneldoc/ |
| H A D | inc | 6 * Atomically updates @v to (@v + 1) with ${desc_order} ordering.
|
| H A D | dec | 6 * Atomically updates @v to (@v - 1) with ${desc_order} ordering.
|
| H A D | and | 7 * Atomically updates @v to (@v & @i) with ${desc_order} ordering.
|
| H A D | xor | 7 * Atomically updates @v to (@v ^ @i) with ${desc_order} ordering.
|
| H A D | or | 7 * Atomically updates @v to (@v | @i) with ${desc_order} ordering.
|
| H A D | andnot | 7 * Atomically updates @v to (@v & ~@i) with ${desc_order} ordering.
|
| H A D | sub | 7 * Atomically updates @v to (@v - @i) with ${desc_order} ordering.
|
| H A D | add | 7 * Atomically updates @v to (@v + @i) with ${desc_order} ordering.
|
| H A D | xchg | 7 * Atomically updates @v to @new with ${desc_order} ordering.
|
| H A D | inc_and_test | 6 * Atomically updates @v to (@v + 1) with ${desc_order} ordering.
|
| H A D | dec_and_test | 6 * Atomically updates @v to (@v - 1) with ${desc_order} ordering.
|
| H A D | inc_unless_negative | 6 * If (@v >= 0), atomically updates @v to (@v + 1) with ${desc_order} ordering.
|
| H A D | sub_and_test | 7 * Atomically updates @v to (@v - @i) with ${desc_order} ordering.
|
| H A D | add_negative | 7 * Atomically updates @v to (@v + @i) with ${desc_order} ordering.
|
| H A D | inc_not_zero | 6 * If (@v != 0), atomically updates @v to (@v + 1) with ${desc_order} ordering.
|
| H A D | dec_unless_positive | 6 * If (@v <= 0), atomically updates @v to (@v - 1) with ${desc_order} ordering.
|
| H A D | dec_if_positive | 6 * If (@v > 0), atomically updates @v to (@v - 1) with ${desc_order} ordering.
|
| H A D | cmpxchg | 8 * If (@v == @old), atomically updates @v to @new with ${desc_order} ordering.
|
| /linux-6.15/drivers/gpu/drm/amd/amdgpu/ |
| H A D | amdgpu_ids.c | 281 uint64_t updates = amdgpu_vm_tlb_seq(vm); in amdgpu_vmid_grab_reserved() local 287 (*id)->flushed_updates < updates || in amdgpu_vmid_grab_reserved() 345 uint64_t updates = amdgpu_vm_tlb_seq(vm); in amdgpu_vmid_grab_used() local 366 if ((*id)->flushed_updates < updates) in amdgpu_vmid_grab_used()
|
| /linux-6.15/Documentation/core-api/ |
| H A D | entry.rst | 4 All transitions between execution domains require state updates which are 5 subject to strict ordering constraints. State updates are required for the 167 irq_enter_rcu() updates the preemption count which makes in_hardirq() 212 The state update on entry is handled in irqentry_nmi_enter() which updates 278 while handling an NMI. So NMI entry code has to be reentrant and state updates
|