Home
last modified time | relevance | path

Searched refs:ucode (Results 1 – 25 of 96) sorted by relevance

1234

/linux-6.15/drivers/net/wireless/broadcom/brcm80211/brcmsmac/
H A Ducode_loader.c94 void brcms_ucode_data_free(struct brcms_ucode *ucode) in brcms_ucode_data_free() argument
97 brcms_ucode_free_buf((void *)ucode->d11lcn0initvals24); in brcms_ucode_data_free()
99 brcms_ucode_free_buf((void *)ucode->d11lcn1initvals24); in brcms_ucode_data_free()
101 brcms_ucode_free_buf((void *)ucode->d11lcn2initvals24); in brcms_ucode_data_free()
102 brcms_ucode_free_buf((void *)ucode->d11n0absinitvals16); in brcms_ucode_data_free()
103 brcms_ucode_free_buf((void *)ucode->d11n0bsinitvals16); in brcms_ucode_data_free()
104 brcms_ucode_free_buf((void *)ucode->d11n0initvals16); in brcms_ucode_data_free()
105 brcms_ucode_free_buf((void *)ucode->bcm43xx_16_mimo); in brcms_ucode_data_free()
106 brcms_ucode_free_buf((void *)ucode->bcm43xx_24_lcn); in brcms_ucode_data_free()
107 brcms_ucode_free_buf((void *)ucode->bcm43xx_bommajor); in brcms_ucode_data_free()
[all …]
H A Ducode_loader.h46 int brcms_ucode_data_init(struct brcms_info *wl, struct brcms_ucode *ucode);
48 void brcms_ucode_data_free(struct brcms_ucode *ucode);
/linux-6.15/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_ucode.c834 if (!ucode->fw) in amdgpu_ucode_init_single_fw()
837 ucode->mc_addr = mc_addr; in amdgpu_ucode_init_single_fw()
838 ucode->kaddr = kptr; in amdgpu_ucode_init_single_fw()
856 switch (ucode->ucode_id) { in amdgpu_ucode_init_single_fw()
972 ucode->ucode_size = ucode->fw->size; in amdgpu_ucode_init_single_fw()
976 ucode->ucode_size = ucode->fw->size; in amdgpu_ucode_init_single_fw()
1077 memcpy(ucode->kaddr, ucode_addr, ucode->ucode_size); in amdgpu_ucode_init_single_fw()
1090 if (!ucode->fw) in amdgpu_ucode_patch_jt()
1095 dst_addr = ucode->kaddr + in amdgpu_ucode_patch_jt()
1156 ucode = &adev->firmware.ucode[i]; in amdgpu_ucode_init_bo()
[all …]
H A Damdgpu_cgs.c213 struct amdgpu_firmware_info *ucode; in amdgpu_cgs_get_firmware_info() local
219 ucode = &adev->firmware.ucode[id]; in amdgpu_cgs_get_firmware_info()
220 if (ucode->fw == NULL) in amdgpu_cgs_get_firmware_info()
223 gpu_addr = ucode->mc_addr; in amdgpu_cgs_get_firmware_info()
224 header = (const struct gfx_firmware_header_v1_0 *)ucode->fw->data; in amdgpu_cgs_get_firmware_info()
233 info->kptr = ucode->kaddr; in amdgpu_cgs_get_firmware_info()
251 struct amdgpu_firmware_info *ucode = NULL; in amdgpu_cgs_get_firmware_info() local
427 ucode = &adev->firmware.ucode[AMDGPU_UCODE_ID_SMC]; in amdgpu_cgs_get_firmware_info()
428 ucode->ucode_id = AMDGPU_UCODE_ID_SMC; in amdgpu_cgs_get_firmware_info()
429 ucode->fw = adev->pm.fw; in amdgpu_cgs_get_firmware_info()
[all …]
H A Damdgpu_rlc.c332 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_RLC_G]; in amdgpu_gfx_rlc_init_microcode_v2_0()
368 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_RLC_RESTORE_LIST_CNTL]; in amdgpu_gfx_rlc_init_microcode_v2_1()
406 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_RLC_IRAM]; in amdgpu_gfx_rlc_init_microcode_v2_2()
414 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_RLC_DRAM]; in amdgpu_gfx_rlc_init_microcode_v2_2()
441 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_RLC_P]; in amdgpu_gfx_rlc_init_microcode_v2_3()
449 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_RLC_V]; in amdgpu_gfx_rlc_init_microcode_v2_3()
477 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_GLOBAL_TAP_DELAYS]; in amdgpu_gfx_rlc_init_microcode_v2_4()
485 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_SE0_TAP_DELAYS]; in amdgpu_gfx_rlc_init_microcode_v2_4()
493 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_SE1_TAP_DELAYS]; in amdgpu_gfx_rlc_init_microcode_v2_4()
501 info = &adev->firmware.ucode[AMDGPU_UCODE_ID_SE2_TAP_DELAYS]; in amdgpu_gfx_rlc_init_microcode_v2_4()
[all …]
H A Dsmu_v13_0_10.c144 struct amdgpu_firmware_info *ucode; in smu_v13_0_10_mode2_restore_ip() local
149 ucode = &adev->firmware.ucode[i]; in smu_v13_0_10_mode2_restore_ip()
151 switch (ucode->ucode_id) { in smu_v13_0_10_mode2_restore_ip()
154 ucode_list[ucode_count++] = ucode; in smu_v13_0_10_mode2_restore_ip()
H A Daldebaran.c203 struct amdgpu_firmware_info *ucode; in aldebaran_mode2_restore_ip() local
210 ucode = &adev->firmware.ucode[i]; in aldebaran_mode2_restore_ip()
211 if (!ucode->fw) in aldebaran_mode2_restore_ip()
213 switch (ucode->ucode_id) { in aldebaran_mode2_restore_ip()
228 ucode_list[ucode_count++] = ucode; in aldebaran_mode2_restore_ip()
H A Damdgpu_psp.c731 if (ucode) in psp_cmd_submit_buf()
734 amdgpu_ucode_name(ucode->ucode_id), ucode->ucode_id); in psp_cmd_submit_buf()
752 if (ucode) { in psp_cmd_submit_buf()
2479 switch (ucode->ucode_id) { in psp_get_fw_type()
2702 switch (ucode->ucode_id) { in psp_print_fw_hdr()
2845 if (!ucode->fw || !ucode->ucode_size) in fw_load_skip_check()
2874 struct amdgpu_firmware_info *ucode; in psp_load_fw_list() local
2877 ucode = ucode_list[i]; in psp_load_fw_list()
2878 psp_print_fw_hdr(psp, ucode); in psp_load_fw_list()
2903 ucode = &adev->firmware.ucode[i]; in psp_load_non_psp_fw()
[all …]
/linux-6.15/drivers/crypto/marvell/octeontx/
H A Dotx_cptpf_ucode.c396 curr->ucode.ver_num.nn, curr->ucode.ver_num.xx, in print_tar_dbg_info()
397 curr->ucode.ver_num.yy, curr->ucode.ver_num.zz); in print_tar_dbg_info()
565 ucode->ver_num.xx, ucode->ver_num.yy, ucode->ver_num.zz); in print_ucode_dbg_info()
835 ucode->va, ucode->dma); in ucode_unload()
856 ucode->va = dma_alloc_coherent(dev, ucode->size + in copy_ucode_to_dma_mem()
913 ucode->filename, ucode->type); in ucode_load()
957 eng_grp->engs[i].ucode = &eng_grp->ucode[0]; in disable_eng_grp()
1197 ucode = &eng_grp->g->grp[eng_grp->mirror.idx].ucode[0]; in update_ucode_ptrs()
1199 ucode = &eng_grp->ucode[0]; in update_ucode_ptrs()
1201 eng_grp->engs[0].ucode = ucode; in update_ucode_ptrs()
[all …]
H A Dotx_cptpf_mbox.c140 struct otx_cpt_ucode *ucode; in otx_cpt_bind_vq_to_grp() local
165 ucode = &eng_grp->g->grp[eng_grp->mirror.idx].ucode[0]; in otx_cpt_bind_vq_to_grp()
167 ucode = &eng_grp->ucode[0]; in otx_cpt_bind_vq_to_grp()
169 if (otx_cpt_uc_supports_eng_type(ucode, OTX_CPT_SE_TYPES)) in otx_cpt_bind_vq_to_grp()
171 else if (otx_cpt_uc_supports_eng_type(ucode, OTX_CPT_AE_TYPES)) in otx_cpt_bind_vq_to_grp()
H A Dotx_cptpf_ucode.h97 struct otx_cpt_ucode ucode;/* microcode information */ member
115 struct otx_cpt_ucode *ucode; /* ucode used by these engines */ member
141 struct otx_cpt_ucode ucode[OTX_CPT_MAX_ETYPES_PER_GRP]; member
176 int otx_cpt_uc_supports_eng_type(struct otx_cpt_ucode *ucode, int eng_type);
/linux-6.15/drivers/crypto/marvell/octeontx2/
H A Dotx2_cptpf_ucode.c446 curr->ucode.ver_num.nn, curr->ucode.ver_num.xx, in print_uc_info()
447 curr->ucode.ver_num.yy, curr->ucode.ver_num.zz); in print_uc_info()
676 if (ucode->va) { in ucode_unload()
699 if (!ucode->va) in copy_ucode_to_dma_mem()
749 eng_grp->engs[i].ucode = &eng_grp->ucode[0]; in disable_eng_grp()
965 ucode = &eng_grp->g->grp[eng_grp->mirror.idx].ucode[0]; in update_ucode_ptrs()
967 ucode = &eng_grp->ucode[0]; in update_ucode_ptrs()
969 eng_grp->engs[0].ucode = ucode; in update_ucode_ptrs()
973 eng_grp->engs[1].ucode = &eng_grp->ucode[1]; in update_ucode_ptrs()
975 eng_grp->engs[1].ucode = ucode; in update_ucode_ptrs()
[all …]
H A Dotx2_cptpf_ucode.h90 struct otx2_cpt_ucode ucode;/* microcode information */ member
110 struct otx2_cpt_ucode *ucode; /* ucode used by these engines */ member
135 struct otx2_cpt_ucode ucode[OTX2_CPT_MAX_ETYPES_PER_GRP]; member
/linux-6.15/drivers/soc/fsl/qe/
H A Dqe.c406 const struct qe_microcode *ucode) in qe_upload_microcode() argument
408 const __be32 *code = base + be32_to_cpu(ucode->code_offset); in qe_upload_microcode()
411 if (ucode->major || ucode->minor || ucode->revision) in qe_upload_microcode()
414 ucode->id, ucode->major, ucode->minor, ucode->revision); in qe_upload_microcode()
417 "uploading microcode '%s'\n", ucode->id); in qe_upload_microcode()
423 for (i = 0; i < be32_to_cpu(ucode->count); i++) in qe_upload_microcode()
535 const struct qe_microcode *ucode = &firmware->microcode[i]; in qe_upload_firmware() local
538 if (ucode->code_offset) in qe_upload_firmware()
539 qe_upload_microcode(firmware, ucode); in qe_upload_firmware()
543 u32 trap = be32_to_cpu(ucode->traps[j]); in qe_upload_firmware()
[all …]
/linux-6.15/drivers/crypto/cavium/nitrox/
H A Dnitrox_main.c59 struct ucode { struct
113 struct ucode *ucode; in nitrox_load_fw() local
131 ucode = (struct ucode *)fw->data; in nitrox_load_fw()
133 ucode_size = be32_to_cpu(ucode->code_size) * 2; in nitrox_load_fw()
140 ucode_data = ucode->code; in nitrox_load_fw()
143 memcpy(&ndev->hw.fw_name[0][0], ucode->version, (VERSION_LEN - 2)); in nitrox_load_fw()
182 ucode = (struct ucode *)fw->data; in nitrox_load_fw()
184 ucode_size = be32_to_cpu(ucode->code_size) * 2; in nitrox_load_fw()
191 ucode_data = ucode->code; in nitrox_load_fw()
194 memcpy(&ndev->hw.fw_name[1][0], ucode->version, (VERSION_LEN - 2)); in nitrox_load_fw()
/linux-6.15/drivers/input/touchscreen/
H A Dhideep.c444 val = be32_to_cpu(ucode[0]); in hideep_program_page()
448 ucode, xfer_count); in hideep_program_page()
450 val = be32_to_cpu(ucode[xfer_count - 1]); in hideep_program_page()
482 xfer_count = xfer_len / sizeof(*ucode); in hideep_program_nvm()
496 ucode, xfer_count); in hideep_program_nvm()
507 ucode += xfer_count; in hideep_program_nvm()
528 xfer_count = xfer_len / sizeof(*ucode); in hideep_verify_nvm()
540 const u8 *ucode_bytes = (const u8 *)ucode; in hideep_verify_nvm()
554 ucode += xfer_count; in hideep_verify_nvm()
612 const __be32 *ucode, size_t ucode_len) in hideep_flash_firmware() argument
[all …]
/linux-6.15/Documentation/arch/x86/
H A Dmicrocode.rst72 if [ -d /lib/firmware/amd-ucode ]; then
73 cat /lib/firmware/amd-ucode/microcode_amd*.bin > $DSTDIR/AuthenticAMD.bin
76 if [ -d /lib/firmware/intel-ucode ]; then
77 cat /lib/firmware/intel-ucode/* > $DSTDIR/GenuineIntel.bin
80 find . | cpio -o -H newc >../ucode.cpio
83 cat ucode.cpio $INITRD.orig > $INITRD
104 /lib/firmware/{intel-ucode,amd-ucode}. The default distro installation
220 CONFIG_EXTRA_FIRMWARE="intel-ucode/06-3a-09 amd-ucode/microcode_amd_fam15h.bin"
226 |-- amd-ucode
230 |-- intel-ucode
H A Dtsx_async_abort.rst46 ucode needed Mitigation is enabled. CPU is affected and MD_CLEAR is not
71 …0 1 0 HW default No Need ucode update Need ucode up…
86 …0 1 0 HW default No Need ucode update Need ucode up…
101 …0 1 0 HW default No Need ucode update Need ucode up…
/linux-6.15/drivers/net/wireless/intel/iwlwifi/
H A Diwl-drv.c511 build = le32_to_cpu(ucode->u.v2.build); in iwl_parse_v1_v2_firmware()
513 le32_to_cpu(ucode->u.v2.inst_size)); in iwl_parse_v1_v2_firmware()
520 src = ucode->u.v2.data; in iwl_parse_v1_v2_firmware()
539 src = ucode->u.v1.data; in iwl_parse_v1_v2_firmware()
707 if (len < sizeof(*ucode)) { in iwl_parse_tlv_firmware()
714 le32_to_cpu(ucode->magic)); in iwl_parse_tlv_firmware()
721 build = le32_to_cpu(ucode->build); in iwl_parse_tlv_firmware()
737 data = ucode->data; in iwl_parse_tlv_firmware()
739 len -= sizeof(*ucode); in iwl_parse_tlv_firmware()
1495 const struct iwl_ucode_header *ucode; in iwl_req_fw_callback() local
[all …]
/linux-6.15/drivers/gpu/drm/nouveau/nvkm/engine/gr/
H A Dctxnv40.h13 u32 *ucode; member
27 u32 *ctxprog = ctx->ucode; in cp_out()
61 u32 *ctxprog = ctx->ucode; in cp_name()
H A Dgf104.c135 .fecs.ucode = &gf100_gr_fecs_ucode,
137 .gpccs.ucode = &gf100_gr_gpccs_ucode,
H A Dgf110.c107 .fecs.ucode = &gf100_gr_fecs_ucode,
109 .gpccs.ucode = &gf100_gr_gpccs_ucode,
H A Dgk110b.c126 .fecs.ucode = &gk110_gr_fecs_ucode,
128 .gpccs.ucode = &gk110_gr_gpccs_ucode,
H A Dgf108.c133 .fecs.ucode = &gf100_gr_fecs_ucode,
135 .gpccs.ucode = &gf100_gr_gpccs_ucode,
H A Dgf119.c198 .fecs.ucode = &gf100_gr_fecs_ucode,
200 .gpccs.ucode = &gf100_gr_gpccs_ucode,

1234