Home
last modified time | relevance | path

Searched refs:tx_clk_div (Results 1 – 3 of 3) sorted by relevance

/linux-6.15/drivers/gpu/drm/i915/display/
H A Dintel_snps_hdmi_pll.c29 u32 tx_clk_div; member
149 u32 tx_clk_div; in compute_hdmi_tmds_pll() local
168 tx_clk_div = ilog2(DIV_ROUND_DOWN_ULL(INTEL_SNPS_PHY_HDMI_9999MHZ, datarate)); in compute_hdmi_tmds_pll()
171 tx_clk_div = ilog2(DIV_ROUND_DOWN_ULL(INTEL_SNPS_PHY_HDMI_16GHZ, datarate)); in compute_hdmi_tmds_pll()
173 vco_clk = (datarate << tx_clk_div) >> 1; in compute_hdmi_tmds_pll()
207 pll_params->tx_clk_div = tx_clk_div; in compute_hdmi_tmds_pll()
272 REG_FIELD_PREP(SNPS_PHY_MPLLB_TX_CLK_DIV, pll_params.tx_clk_div) | in intel_snps_hdmi_pll_compute_mpllb()
352 pll_state->pll[15] = REG_FIELD_PREP(C10_PLL15_TXCLKDIV_MASK, pll_params.tx_clk_div) | in intel_snps_hdmi_pll_compute_c10pll()
H A Dintel_cx0_phy.c2160 unsigned int multiplier, tx_clk_div; in intel_c10pll_dump_hw_state() local
2176 tx_clk_div = REG_FIELD_GET8(C10_PLL15_TXCLKDIV_MASK, hw_state->pll[15]); in intel_c10pll_dump_hw_state()
2178 "multiplier: %u, tx_clk_div: %u.\n", multiplier, tx_clk_div); in intel_c10pll_dump_hw_state()
2377 unsigned int tx_clk_div; in intel_c20pll_calc_port_clock() local
2391 tx_clk_div = REG_FIELD_GET(C20_MPLLB_TX_CLK_DIV_MASK, pll_state->mpllb[0]); in intel_c20pll_calc_port_clock()
2401 tx_clk_div = REG_FIELD_GET(C20_MPLLA_TX_CLK_DIV_MASK, pll_state->mplla[1]); in intel_c20pll_calc_port_clock()
2414 return vco << tx_rate_mult >> tx_clk_div >> tx_rate; in intel_c20pll_calc_port_clock()
2723 unsigned int multiplier, tx_clk_div, hdmi_div, refclk = 38400; in intel_c10pll_calc_port_clock() local
2735 tx_clk_div = REG_FIELD_GET8(C10_PLL15_TXCLKDIV_MASK, pll_state->pll[15]); in intel_c10pll_calc_port_clock()
2740 10 << (tx_clk_div + 16)); in intel_c10pll_calc_port_clock()
H A Dintel_snps_phy.c1920 unsigned int multiplier, tx_clk_div, refclk; in intel_mpllb_calc_port_clock() local
1940 tx_clk_div = REG_FIELD_GET(SNPS_PHY_MPLLB_TX_CLK_DIV, pll_state->mpllb_div); in intel_mpllb_calc_port_clock()
1944 10 << (tx_clk_div + 16)); in intel_mpllb_calc_port_clock()