| /linux-6.15/drivers/gpu/drm/amd/display/dc/dml/ |
| H A D | display_rq_dlg_helpers.c | 323 ttu_regs->qos_level_low_wm); in print__ttu_regs_st()
326 ttu_regs->qos_level_high_wm); in print__ttu_regs_st()
329 ttu_regs->min_ttu_vblank); in print__ttu_regs_st()
332 ttu_regs->qos_level_flip); in print__ttu_regs_st()
359 ttu_regs->qos_level_fixed_l); in print__ttu_regs_st()
362 ttu_regs->qos_ramp_disable_l); in print__ttu_regs_st()
365 ttu_regs->qos_level_fixed_c); in print__ttu_regs_st()
368 ttu_regs->qos_ramp_disable_c); in print__ttu_regs_st()
371 ttu_regs->qos_level_fixed_cur0); in print__ttu_regs_st()
374 ttu_regs->qos_ramp_disable_cur0); in print__ttu_regs_st()
[all …]
|
| H A D | display_mode_lib.h | 54 display_ttu_regs_st *ttu_regs,
72 display_ttu_regs_st *ttu_regs,
|
| H A D | dml1_display_rq_dlg_calc.h | 57 struct _vcs_dpi_display_ttu_regs_st *ttu_regs,
|
| H A D | display_rq_dlg_helpers.h | 43 …tu_regs_st(struct display_mode_lib *mode_lib, const struct _vcs_dpi_display_ttu_regs_st *ttu_regs);
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn32/ |
| H A D | display_rq_dlg_calc_32.c | 208 display_ttu_regs_st *ttu_regs, in dml32_rq_dlg_get_dlg_reg() argument
267 memset(ttu_regs, 0, sizeof(*ttu_regs)); in dml32_rq_dlg_get_dlg_reg()
541 ttu_regs->qos_level_low_wm = 0; in dml32_rq_dlg_get_dlg_reg()
545 ttu_regs->qos_level_flip = 14; in dml32_rq_dlg_get_dlg_reg()
546 ttu_regs->qos_level_fixed_l = 8; in dml32_rq_dlg_get_dlg_reg()
547 ttu_regs->qos_level_fixed_c = 8; in dml32_rq_dlg_get_dlg_reg()
548 ttu_regs->qos_level_fixed_cur0 = 8; in dml32_rq_dlg_get_dlg_reg()
549 ttu_regs->qos_ramp_disable_l = 0; in dml32_rq_dlg_get_dlg_reg()
550 ttu_regs->qos_ramp_disable_c = 0; in dml32_rq_dlg_get_dlg_reg()
551 ttu_regs->qos_ramp_disable_cur0 = 0; in dml32_rq_dlg_get_dlg_reg()
[all …]
|
| H A D | display_rq_dlg_calc_32.h | 65 display_ttu_regs_st *ttu_regs,
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/dcn10/ |
| H A D | dcn10_hw_sequencer_debug.c | 305 struct _vcs_dpi_display_ttu_regs_st *ttu_regs = &s->ttu_attr; in dcn10_get_ttu_states() local
312 …pool->hubps[i]->inst, ttu_regs->qos_level_low_wm, ttu_regs->qos_level_high_wm, ttu_regs->min_ttu_v… in dcn10_get_ttu_states()
313 …ttu_regs->qos_level_flip, ttu_regs->refcyc_per_req_delivery_pre_l, ttu_regs->refcyc_per_req_delive… in dcn10_get_ttu_states()
314 …ttu_regs->refcyc_per_req_delivery_pre_c, ttu_regs->refcyc_per_req_delivery_c, ttu_regs->refcyc_per… in dcn10_get_ttu_states()
315 ttu_regs->refcyc_per_req_delivery_pre_cur0, ttu_regs->refcyc_per_req_delivery_cur1, in dcn10_get_ttu_states()
316 …ttu_regs->refcyc_per_req_delivery_pre_cur1, ttu_regs->qos_level_fixed_l, ttu_regs->qos_ramp_disabl… in dcn10_get_ttu_states()
317 ttu_regs->qos_level_fixed_c, ttu_regs->qos_ramp_disable_c, ttu_regs->qos_level_fixed_cur0, in dcn10_get_ttu_states()
318 … ttu_regs->qos_ramp_disable_cur0, ttu_regs->qos_level_fixed_cur1, ttu_regs->qos_ramp_disable_cur1); in dcn10_get_ttu_states()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/dml2/ |
| H A D | display_mode_util.c | 300 void dml_print_ttu_regs_st(const dml_display_ttu_regs_st *ttu_regs) in dml_print_ttu_regs_st() argument
304 dml_print("DML: qos_level_low_wm = 0x%x\n", ttu_regs->qos_level_low_wm); in dml_print_ttu_regs_st()
305 dml_print("DML: qos_level_high_wm = 0x%x\n", ttu_regs->qos_level_high_wm); in dml_print_ttu_regs_st()
306 dml_print("DML: min_ttu_vblank = 0x%x\n", ttu_regs->min_ttu_vblank); in dml_print_ttu_regs_st()
307 dml_print("DML: qos_level_flip = 0x%x\n", ttu_regs->qos_level_flip); in dml_print_ttu_regs_st()
316 dml_print("DML: qos_level_fixed_l = 0x%x\n", ttu_regs->qos_level_fixed_l); in dml_print_ttu_regs_st()
317 dml_print("DML: qos_ramp_disable_l = 0x%x\n", ttu_regs->qos_ramp_disable_l); in dml_print_ttu_regs_st()
318 dml_print("DML: qos_level_fixed_c = 0x%x\n", ttu_regs->qos_level_fixed_c); in dml_print_ttu_regs_st()
319 dml_print("DML: qos_ramp_disable_c = 0x%x\n", ttu_regs->qos_ramp_disable_c); in dml_print_ttu_regs_st()
320 dml_print("DML: qos_level_fixed_cur0 = 0x%x\n", ttu_regs->qos_level_fixed_cur0); in dml_print_ttu_regs_st()
[all …]
|
| H A D | dml2_translation_helper.c | 1522 memset(&out->ttu_regs, 0, sizeof(out->ttu_regs)); in dml2_update_pipe_ctx_dchub_regs()
1523 out->ttu_regs.qos_level_low_wm = disp_ttu_regs->qos_level_low_wm; in dml2_update_pipe_ctx_dchub_regs()
1524 out->ttu_regs.qos_level_high_wm = disp_ttu_regs->qos_level_high_wm; in dml2_update_pipe_ctx_dchub_regs()
1525 out->ttu_regs.min_ttu_vblank = disp_ttu_regs->min_ttu_vblank; in dml2_update_pipe_ctx_dchub_regs()
1526 out->ttu_regs.qos_level_flip = disp_ttu_regs->qos_level_flip; in dml2_update_pipe_ctx_dchub_regs()
1535 out->ttu_regs.qos_level_fixed_l = disp_ttu_regs->qos_level_fixed_l; in dml2_update_pipe_ctx_dchub_regs()
1536 out->ttu_regs.qos_level_fixed_c = disp_ttu_regs->qos_level_fixed_c; in dml2_update_pipe_ctx_dchub_regs()
1537 out->ttu_regs.qos_level_fixed_cur0 = disp_ttu_regs->qos_level_fixed_cur0; in dml2_update_pipe_ctx_dchub_regs()
1538 out->ttu_regs.qos_level_fixed_cur1 = disp_ttu_regs->qos_level_fixed_cur1; in dml2_update_pipe_ctx_dchub_regs()
1539 out->ttu_regs.qos_ramp_disable_l = disp_ttu_regs->qos_ramp_disable_l; in dml2_update_pipe_ctx_dchub_regs()
[all …]
|
| H A D | dml_display_rq_dlg_calc.h | 56 dml_display_ttu_regs_st *ttu_regs,
|
| H A D | display_mode_util.h | 57 __DML_DLL_EXPORT__ void dml_print_ttu_regs_st(const dml_display_ttu_regs_st *ttu_regs);
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn21/ |
| H A D | display_rq_dlg_calc_21.h | 63 display_ttu_regs_st *ttu_regs,
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
| H A D | display_rq_dlg_calc_20.h | 63 display_ttu_regs_st *ttu_regs,
|
| H A D | display_rq_dlg_calc_20v2.h | 63 display_ttu_regs_st *ttu_regs,
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn314/ |
| H A D | display_rq_dlg_calc_314.h | 60 display_ttu_regs_st *ttu_regs,
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn31/ |
| H A D | display_rq_dlg_calc_31.h | 59 display_ttu_regs_st *ttu_regs,
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn30/ |
| H A D | display_rq_dlg_calc_30.h | 59 display_ttu_regs_st *ttu_regs,
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/inc/hw/ |
| H A D | hubp.h | 144 struct _vcs_dpi_display_ttu_regs_st *ttu_regs,
157 struct _vcs_dpi_display_ttu_regs_st *ttu_regs);
|
| H A D | mem_input.h | 108 struct _vcs_dpi_display_ttu_regs_st *ttu_regs,
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn10/ |
| H A D | dcn10_hwseq.c | 272 struct _vcs_dpi_display_ttu_regs_st *ttu_regs = &s->ttu_attr; in dcn10_log_hubp_states() local
276 …pool->hubps[i]->inst, ttu_regs->qos_level_low_wm, ttu_regs->qos_level_high_wm, ttu_regs->min_ttu_v… in dcn10_log_hubp_states()
277 …ttu_regs->qos_level_flip, ttu_regs->refcyc_per_req_delivery_pre_l, ttu_regs->refcyc_per_req_delive… in dcn10_log_hubp_states()
278 …ttu_regs->refcyc_per_req_delivery_pre_c, ttu_regs->refcyc_per_req_delivery_c, ttu_regs->refcyc_per… in dcn10_log_hubp_states()
279 ttu_regs->refcyc_per_req_delivery_pre_cur0, ttu_regs->refcyc_per_req_delivery_cur1, in dcn10_log_hubp_states()
280 …ttu_regs->refcyc_per_req_delivery_pre_cur1, ttu_regs->qos_level_fixed_l, ttu_regs->qos_ramp_disabl… in dcn10_log_hubp_states()
281 ttu_regs->qos_level_fixed_c, ttu_regs->qos_ramp_disable_c, ttu_regs->qos_level_fixed_cur0, in dcn10_log_hubp_states()
282 … ttu_regs->qos_ramp_disable_cur0, ttu_regs->qos_level_fixed_cur1, ttu_regs->qos_ramp_disable_cur1); in dcn10_log_hubp_states()
2840 &pipe_ctx->ttu_regs, in dcn10_update_dchubp_dpp()
2846 &pipe_ctx->ttu_regs); in dcn10_update_dchubp_dpp()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/hubp/dcn401/ |
| H A D | dcn401_hubp.c | 320 hubp401_program_deadline(hubp, &pipe_regs->dlg_regs, &pipe_regs->ttu_regs); in hubp401_setup()
359 pipe_regs->ttu_regs.refcyc_per_req_delivery_pre_l); in hubp401_setup_interdependent()
362 pipe_regs->ttu_regs.refcyc_per_req_delivery_pre_c); in hubp401_setup_interdependent()
364 REFCYC_PER_REQ_DELIVERY_PRE, pipe_regs->ttu_regs.refcyc_per_req_delivery_pre_cur0); in hubp401_setup_interdependent()
367 MIN_TTU_VBLANK, pipe_regs->ttu_regs.min_ttu_vblank, in hubp401_setup_interdependent()
368 QoS_LEVEL_FLIP, pipe_regs->ttu_regs.qos_level_flip); in hubp401_setup_interdependent()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/dml2/dml21/inc/ |
| H A D | dml_top_dchub_registers.h | 148 struct dml2_display_ttu_regs ttu_regs; member
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/dml/calcs/ |
| H A D | dcn_calcs.c | 460 struct _vcs_dpi_display_ttu_regs_st *ttu_regs = &pipe->ttu_regs; in dcn_bw_calc_rq_dlg_ttu() local
471 memset(ttu_regs, 0, sizeof(*ttu_regs)); in dcn_bw_calc_rq_dlg_ttu()
512 ttu_regs, in dcn_bw_calc_rq_dlg_ttu()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/inc/ |
| H A D | core_types.h | 459 struct _vcs_dpi_display_ttu_regs_st ttu_regs; member
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn20/ |
| H A D | dcn20_hwseq.c | 1603 struct _vcs_dpi_display_ttu_regs_st old_ttu_attr = old_pipe->ttu_regs; in dcn20_detect_pipe_changes()
1605 struct _vcs_dpi_display_ttu_regs_st *new_ttu_attr = &new_pipe->ttu_regs; in dcn20_detect_pipe_changes()
1648 memcmp(&old_ttu_attr, &new_pipe->ttu_regs, sizeof(old_ttu_attr)) || in dcn20_detect_pipe_changes()
1699 &pipe_ctx->ttu_regs, in dcn20_update_dchubp_dpp()
1717 &pipe_ctx->ttu_regs); in dcn20_update_dchubp_dpp()
2522 &pipe_ctx->ttu_regs, in dcn20_update_bandwidth()
|