Home
last modified time | relevance | path

Searched refs:ttbr0 (Results 1 – 23 of 23) sorted by relevance

/linux-6.15/drivers/gpu/drm/ci/xfails/
H A Dmsm-sm8350-hdk-skips.txt23 # [ 200.895243] *** gpu fault: ttbr0=00000001160d6000 iova=0001000000001000 dir=WRITE type=PERMISS…
24 # [ 200.906885] *** gpu fault: ttbr0=00000001160d6000 iova=0001000000001000 dir=WRITE type=UNKNOWN…
25 # [ 200.917625] *** gpu fault: ttbr0=00000001160d6000 iova=0001000000001000 dir=WRITE type=UNKNOWN…
26 # [ 200.928353] *** gpu fault: ttbr0=00000001160d6000 iova=0001000000001000 dir=WRITE type=UNKNOWN…
27 # [ 200.939084] *** gpu fault: ttbr0=00000001160d6000 iova=0001000000001000 dir=WRITE type=UNKNOWN…
28 # [ 200.949815] *** gpu fault: ttbr0=00000001160d6000 iova=0001000000001000 dir=WRITE type=UNKNOWN…
30 # [ 200.960467] *** gpu fault: ttbr0=00000001160d6000 iova=0001000000001000 dir=WRITE type=UNKNOWN…
31 # [ 200.960500] *** gpu fault: ttbr0=00000001160d6000 iova=0001000000001000 dir=WRITE type=UNKNOWN…
32 # [ 200.995966] *** gpu fault: ttbr0=00000001160d6000 iova=0001000000001000 dir=WRITE type=UNKNOWN…
33 # [ 201.006702] *** gpu fault: ttbr0=00000001160d6000 iova=0001000000001000 dir=WRITE type=UNKNOWN…
[all …]
H A Dmsm-apq8096-skips.txt24 # *** gpu fault: ttbr0=00000001030ea000 iova=0000000001074000 dir=WRITE type=PERMISSION source=1f03…
/linux-6.15/arch/arm64/mm/
H A Dcontext.c353 unsigned long ttbr0 = phys_to_ttbr(pgd_phys); in cpu_do_switch_mm() local
357 ttbr0 |= TTBR_CNP_BIT; in cpu_do_switch_mm()
361 ttbr0 |= FIELD_PREP(TTBR_ASID_MASK, asid); in cpu_do_switch_mm()
369 write_sysreg(ttbr0, ttbr0_el1); in cpu_do_switch_mm()
/linux-6.15/arch/arm64/include/asm/
H A Dmmu_context.h134 static inline void cpu_install_ttbr0(phys_addr_t ttbr0, unsigned long t0sz) in cpu_install_ttbr0() argument
141 write_sysreg(ttbr0, ttbr0_el1); in cpu_install_ttbr0()
223 WRITE_ONCE(task_thread_info(tsk)->ttbr0, ttbr); in update_saved_ttbr0()
H A Duaccess.h76 unsigned long flags, ttbr0, ttbr1; in __uaccess_ttbr0_enable() local
84 ttbr0 = READ_ONCE(current_thread_info()->ttbr0); in __uaccess_ttbr0_enable()
89 ttbr1 |= ttbr0 & TTBR_ASID_MASK; in __uaccess_ttbr0_enable()
93 write_sysreg(ttbr0, ttbr0_el1); in __uaccess_ttbr0_enable()
H A Dkvm_nested.h60 static inline u64 translate_ttbr0_el2_to_ttbr0_el1(u64 ttbr0) in translate_ttbr0_el2_to_ttbr0_el1() argument
63 return ttbr0 & ~GENMASK_ULL(63, 48); in translate_ttbr0_el2_to_ttbr0_el1()
H A Dkexec.h114 phys_addr_t ttbr0; member
H A Dthread_info.h27 u64 ttbr0; /* saved TTBR0_EL1 */ member
/linux-6.15/drivers/gpu/drm/msm/adreno/
H A Da6xx_preempt.c283 u64 ttbr0 = ring->memptrs->ttbr0; in a6xx_preempt_trigger() local
286 smmu_info_ptr->ttbr0 = ttbr0; in a6xx_preempt_trigger()
382 smmu_info_ptr->ttbr0 = ttbr; in preempt_init_ring()
H A Dadreno_gpu.c288 info->ttbr0, iova, in adreno_fault_handler()
297 gpu->fault_info.ttbr0 = info->ttbr0; in adreno_fault_handler()
877 if (state->fault_info.ttbr0) { in adreno_show()
881 drm_printf(p, " - ttbr0=%.16llx\n", info->ttbr0); in adreno_show()
H A Da6xx_gpu.h189 u64 ttbr0; member
H A Da6xx_gpu.c118 u64 memptr = rbmemptr(ring, ttbr0); in a6xx_set_pagetable()
/linux-6.15/include/linux/
H A Dadreno-smmu-priv.h29 u64 ttbr0; member
/linux-6.15/arch/arm64/kernel/
H A Dmachine_kexec.c144 rc = trans_pgd_idmap_page(&info, &kimage->arch.ttbr0, in machine_kexec_post_load()
202 cpu_install_ttbr0(kimage->arch.ttbr0, kimage->arch.t0sz); in machine_kexec()
H A Dsetup.c369 init_task.thread_info.ttbr0 = phys_to_ttbr(__pa_symbol(reserved_pg_dir)); in setup_arch()
H A Dasm-offsets.c32 DEFINE(TSK_TI_TTBR0, offsetof(struct task_struct, thread_info.ttbr0)); in main()
/linux-6.15/drivers/gpu/drm/msm/
H A Dmsm_ringbuffer.h38 volatile u64 ttbr0; member
H A Dmsm_gpu.h99 u64 ttbr0; member
H A Dmsm_gpu.c284 if (state->fault_info.ttbr0) { in msm_gpu_crashstate_capture()
/linux-6.15/arch/arm64/kvm/
H A Dat.c479 u64 ttbr0; member
496 config->ttbr0 = read_sysreg_el1(SYS_TTBR0); in __mmu_config_save()
527 write_sysreg_el1(config->ttbr0, SYS_TTBR0); in __mmu_config_restore()
/linux-6.15/Documentation/gpu/
H A Dmsm-preemption.rst73 ttbr0 register. The SQE firmware isn't actually able to save this record.
/linux-6.15/drivers/iommu/arm/arm-smmu/
H A Darm-smmu-qcom.c107 info->ttbr0 = arm_smmu_cb_readq(smmu, cfg->cbndx, ARM_SMMU_CB_TTBR0); in qcom_adreno_smmu_get_fault_info()
/linux-6.15/arch/arm/boot/compressed/
H A Dhead.S893 bic r6, r6, #(7 << 0) | (1 << 4) @ use only ttbr0