Home
last modified time | relevance | path

Searched refs:to_intel_crtc_state (Results 1 – 23 of 23) sorted by relevance

/linux-6.15/drivers/gpu/drm/i915/display/
H A Dintel_modeset_setup.c42 to_intel_crtc_state(crtc->base.state); in intel_crtc_disable_noatomic_begin()
162 to_intel_crtc_state(crtc->base.state); in intel_crtc_disable_noatomic_complete()
195 to_intel_crtc_state(temp_crtc->base.state); in get_transcoder_pipes()
220 to_intel_crtc_state(crtc->base.state); in get_portsync_pipes()
313 to_intel_crtc_state(crtc->base.state); in intel_modeset_update_connector_atomic_state()
549 to_intel_crtc_state(crtc->base.state); in intel_sanitize_all_crtcs()
687 to_intel_crtc_state(crtc->base.state); in readout_plane_state()
706 to_intel_crtc_state(crtc->base.state); in intel_modeset_readout_hw_state()
821 to_intel_crtc_state(crtc->base.state); in intel_modeset_readout_hw_state()
960 to_intel_crtc_state(crtc->base.state); in intel_modeset_setup_hw_state()
[all …]
H A Dintel_display.h318 (old_crtc_state) = to_intel_crtc_state((__state)->base.crtcs[__i].old_state), 1); \
334 (new_crtc_state) = to_intel_crtc_state((__state)->base.crtcs[__i].new_state), 1); \
342 (new_crtc_state) = to_intel_crtc_state((__state)->base.crtcs[__i].new_state), 1); \
359 (old_crtc_state) = to_intel_crtc_state((__state)->base.crtcs[__i].old_state), \
360 (new_crtc_state) = to_intel_crtc_state((__state)->base.crtcs[__i].new_state), 1); \
368 (old_crtc_state) = to_intel_crtc_state((__state)->base.crtcs[__i].old_state), \
369 (new_crtc_state) = to_intel_crtc_state((__state)->base.crtcs[__i].new_state), 1); \
H A Dintel_atomic.c240 const struct intel_crtc_state *old_crtc_state = to_intel_crtc_state(crtc->state); in intel_crtc_duplicate_state()
312 struct intel_crtc_state *crtc_state = to_intel_crtc_state(state); in intel_crtc_destroy_state()
369 return to_intel_crtc_state(crtc_state); in intel_atomic_get_crtc_state()
H A Dintel_fbdev.c333 to_intel_crtc_state(crtc->base.state); in intel_fbdev_init_bios()
372 to_intel_crtc_state(crtc->base.state); in intel_fbdev_init_bios()
442 to_intel_crtc_state(crtc->base.state); in intel_fbdev_init_bios()
H A Dintel_display_debugfs.c402 to_intel_crtc_state(crtc->base.state); in intel_scaler_info()
536 to_intel_crtc_state(crtc->base.state); in intel_crtc_info()
666 to_intel_crtc_state(crtc->base.state); in i915_ddb_info()
782 crtc_state = to_intel_crtc_state(crtc->base.state); in i915_fifo_underrun_reset_write()
935 crtc_state = to_intel_crtc_state(crtc->state); in i915_dsc_fec_support_show()
1032 crtc_state = to_intel_crtc_state(crtc->state); in i915_dsc_bpc_show()
1098 crtc_state = to_intel_crtc_state(crtc->state); in i915_dsc_output_format_show()
1235 crtc_state = to_intel_crtc_state(crtc->base.state); in i915_current_bpc_show()
H A Dintel_drrs.c321 crtc_state = to_intel_crtc_state(crtc->base.state); in intel_drrs_debugfs_status_show()
363 crtc_state = to_intel_crtc_state(crtc->base.state); in intel_drrs_debugfs_ctl_set()
H A Dintel_plane_initial.c37 to_intel_crtc_state(crtc->base.state); in intel_reuse_initial_plane_obj()
431 if (!to_intel_crtc_state(crtc->base.state)->uapi.active) in intel_initial_plane_config()
H A Dhsw_ips.c321 crtc_state = to_intel_crtc_state(crtc->base.state); in hsw_ips_debugfs_false_color_set()
H A Dintel_dp_test.c432 crtc_state = to_intel_crtc_state(crtc->base.state); in intel_dp_prep_phy_test()
477 to_intel_crtc_state(crtc->base.state); in intel_dp_do_phy_test()
H A Dintel_alpm.c390 crtc_state = to_intel_crtc_state(crtc->state); in i915_edp_lobf_info_show()
H A Dintel_display_types.h1523 #define to_intel_crtc_state(crtc_state) \ macro
2042 return to_intel_crtc_state(drm_atomic_get_old_crtc_state(&state->base, in intel_atomic_get_old_crtc_state()
2050 return to_intel_crtc_state(drm_atomic_get_new_crtc_state(&state->base, in intel_atomic_get_new_crtc_state()
H A Di9xx_wm.c3495 struct intel_crtc_state *crtc_state = to_intel_crtc_state(crtc->base.state); in ilk_pipe_wm_get_hw_state()
3625 to_intel_crtc_state(crtc->base.state)->wm = crtc_state->wm; in ilk_wm_sanitize()
3773 to_intel_crtc_state(crtc->base.state); in g4x_wm_get_hw_state()
3867 to_intel_crtc_state(crtc->base.state); in g4x_wm_sanitize()
3889 to_intel_crtc_state(crtc->base.state); in g4x_wm_sanitize()
3953 to_intel_crtc_state(crtc->base.state); in vlv_wm_get_hw_state()
4017 to_intel_crtc_state(crtc->base.state); in vlv_wm_sanitize()
4036 to_intel_crtc_state(crtc->base.state); in vlv_wm_sanitize()
H A Dintel_cursor.c826 to_intel_crtc_state(crtc->base.state); in intel_legacy_cursor_update()
872 new_crtc_state = to_intel_crtc_state(intel_crtc_duplicate_state(&crtc->base)); in intel_legacy_cursor_update()
H A Dskl_watermark.c3167 to_intel_crtc_state(crtc->base.state); in skl_wm_get_hw_state()
3787 to_intel_crtc_state(crtc->base.state); in skl_dbuf_is_misconfigured()
3794 to_intel_crtc_state(crtc->base.state); in skl_dbuf_is_misconfigured()
3835 to_intel_crtc_state(crtc->base.state); in skl_dbuf_sanitize()
3856 to_intel_crtc_state(crtc->base.state); in skl_wm_crtc_disable_noatomic()
3879 to_intel_crtc_state(crtc->base.state); in skl_wm_plane_disable_noatomic()
H A Dintel_dp_tunnel.c132 to_intel_crtc_state(crtc->base.state); in allocate_initial_tunnel_bw_for_pipes()
H A Dintel_bw.c1450 to_intel_crtc_state(crtc->base.state); in intel_bw_update_hw_state()
H A Dskl_universal_plane.c2986 struct intel_crtc_state *crtc_state = to_intel_crtc_state(crtc->base.state); in skl_get_initial_plane_config()
H A Dintel_cdclk.c3353 to_intel_crtc_state(crtc->base.state); in intel_cdclk_update_hw_state()
H A Dintel_dpll_mgr.c4525 to_intel_crtc_state(crtc->base.state); in readout_dpll_hw_state()
H A Dintel_ddi.c4693 crtc_state = to_intel_crtc_state(crtc->base.state); in intel_hdmi_reset_link()
H A Dintel_dp.c5198 crtc_state = to_intel_crtc_state(crtc->base.state); in intel_dp_get_active_pipes()
H A Dintel_display.c668 to_intel_crtc_state(crtc->base.state); in intel_plane_disable_noatomic()
/linux-6.15/drivers/gpu/drm/xe/display/
H A Dxe_plane_initial.c56 to_intel_crtc_state(crtc->base.state); in intel_reuse_initial_plane_obj()
294 if (!to_intel_crtc_state(crtc->base.state)->uapi.active) in intel_initial_plane_config()