| /linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn201/ |
| H A D | dcn201_hwseq.c | 272 for (i = 0; i < res_pool->timing_generator_count; i++) { in dcn201_init_hw()
280 for (i = 0; i < res_pool->timing_generator_count; i++) { in dcn201_init_hw()
304 for (i = 0; i < res_pool->timing_generator_count; i++) { in dcn201_init_hw()
333 for (i = 0; i < res_pool->timing_generator_count; i++) { in dcn201_init_hw()
349 for (i = 0; i < res_pool->timing_generator_count; i++) { in dcn201_init_hw()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/dcn10/ |
| H A D | dcn10_hw_sequencer_debug.c | 427 for (i = 0; i < pool->timing_generator_count; i++) { in dcn10_get_otg_states()
496 for (i = 0; i < pool->timing_generator_count; i++) { in dcn10_clear_otpc_underflow()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dce80/ |
| H A D | dce80_resource.c | 967 pool->base.timing_generator_count = res_cap.num_timing_generator; in dce80_construct()
1169 pool->base.timing_generator_count = res_cap_81.num_timing_generator; in dce81_construct()
1369 pool->base.timing_generator_count = res_cap_83.num_timing_generator; in dce83_construct()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/dce60/ |
| H A D | dce60_resource.c | 961 pool->base.timing_generator_count = res_cap.num_timing_generator; in dce60_construct()
1156 pool->base.timing_generator_count = res_cap_61.num_timing_generator; in dce61_construct()
1354 pool->base.timing_generator_count = res_cap_64.num_timing_generator; in dce64_construct()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/inc/ |
| H A D | core_types.h | 285 unsigned int timing_generator_count; member
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dce120/ |
| H A D | dce120_resource.c | 1080 pool->base.timing_generator_count = pool->base.res_cap->num_timing_generator; in dce120_resource_construct()
1245 pool->base.timing_generator_count = j; in dce120_resource_construct()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn35/ |
| H A D | dcn35_hwseq.c | 219 for (i = 0; i < dc->res_pool->timing_generator_count; i++) { in dcn35_init_hw()
867 for (i = 0; i < dc->res_pool->timing_generator_count; i++) { in dcn35_init_pipes()
1060 for (i = 0; i < dc->res_pool->timing_generator_count; i++) { in dcn35_calc_blocks_to_gate()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/core/ |
| H A D | dc_resource.c | 3686 if (tg_inst >= pool->timing_generator_count) in acquire_resource_from_hw_enabled_state()
3741 if (id_src[i] >= pool->timing_generator_count) { in acquire_resource_from_hw_enabled_state()
3742 id_src[i] = pool->timing_generator_count - 1; in acquire_resource_from_hw_enabled_state()
3866 if (pipe_idx >= pool->timing_generator_count && pool->timing_generator_count != 0) { in acquire_otg_master_pipe_for_stream()
3867 int tg_inst = pool->timing_generator_count - 1; in acquire_otg_master_pipe_for_stream()
|
| H A D | dc_state.c | 388 if (state->stream_count >= dc->res_pool->timing_generator_count) { in dc_state_add_stream()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn31/ |
| H A D | dcn31_hwseq.c | 194 for (i = 0; i < dc->res_pool->timing_generator_count; i++) { in dcn31_init_hw()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn20/ |
| H A D | dcn20_hwseq.c | 3138 for (i = 0; i < dc->res_pool->timing_generator_count; i++) { in dcn20_fpga_init_hw()
3145 for (i = 0; i < res_pool->timing_generator_count; i++) { in dcn20_fpga_init_hw()
3200 for (i = 0; i < dc->res_pool->timing_generator_count; i++) { in dcn20_fpga_init_hw()
3216 for (i = 0; i < dc->res_pool->timing_generator_count; i++) { in dcn20_fpga_init_hw()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dce100/ |
| H A D | dce100_resource.c | 1069 pool->base.timing_generator_count = pool->base.res_cap->num_timing_generator; in dce100_resource_construct()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dce110/ |
| H A D | dce110_hwseq.c | 1737 for (i = 0; i < dc->res_pool->timing_generator_count; i++) { in power_down_controllers()
1777 for (i = 0; i < dc->res_pool->timing_generator_count; i++) { in disable_vga_and_power_gate_all_controllers()
1851 if (i < dc->res_pool->timing_generator_count) { in clean_up_dsc_blocks()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/link/protocols/ |
| H A D | link_edp_panel_control.c | 792 link->dc->res_pool->timing_generator_count; in edp_setup_psr()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dcn201/ |
| H A D | dcn201_resource.c | 1263 pool->base.timing_generator_count = i; in dcn201_resource_construct()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dce112/ |
| H A D | dce112_resource.c | 1241 pool->base.timing_generator_count = pool->base.res_cap->num_timing_generator; in dce112_resource_construct()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dcn303/ |
| H A D | dcn303_resource.c | 1337 pool->timing_generator_count = i; in dcn303_resource_construct()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dcn302/ |
| H A D | dcn302_resource.c | 1404 pool->timing_generator_count = i; in dcn302_resource_construct()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dce110/ |
| H A D | dce110_resource.c | 1370 pool->base.timing_generator_count = pool->base.res_cap->num_timing_generator; in dce110_resource_construct()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dcn10/ |
| H A D | dcn10_resource.c | 1625 pool->base.timing_generator_count = j; in dcn10_resource_construct()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dcn301/ |
| H A D | dcn301_resource.c | 1629 pool->base.timing_generator_count = j; in dcn301_resource_construct()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dcn21/ |
| H A D | dcn21_resource.c | 1638 pool->base.timing_generator_count = j; in dcn21_resource_construct()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dcn316/ |
| H A D | dcn316_resource.c | 1926 pool->base.timing_generator_count = i; in dcn316_resource_construct()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dcn314/ |
| H A D | dcn314_resource.c | 2021 pool->base.timing_generator_count = i; in dcn314_resource_construct()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn10/ |
| H A D | dcn10_hwseq.c | 414 for (i = 0; i < pool->timing_generator_count; i++) { in dcn10_log_hw_state()
1512 for (i = 0; i < dc->res_pool->timing_generator_count; i++) { in dcn10_init_pipes()
|