| /linux-6.15/drivers/gpu/drm/xe/ |
| H A D | xe_tile.c | 92 tile->mem.ggtt = drmm_kzalloc(drm, sizeof(*tile->mem.ggtt), in xe_tile_alloc()
94 if (!tile->mem.ggtt) in xe_tile_alloc()
96 tile->mem.ggtt->tile = tile; in xe_tile_alloc()
116 tile->xe = xe; in xe_tile_init_early()
117 tile->id = id; in xe_tile_init_early()
119 err = xe_tile_alloc(tile); in xe_tile_init_early()
123 tile->primary_gt = xe_gt_alloc(tile); in xe_tile_init_early()
127 xe_pcode_init(tile); in xe_tile_init_early()
139 err = xe_ttm_vram_mgr_init(tile, &tile->mem.vram.ttm); in tile_ttm_mgr_init()
174 xe_devm_add(tile, &tile->mem.vram); in xe_tile_init_noalloc()
[all …]
|
| H A D | xe_pcode.c | 85 return pcode_mailbox_status(tile); in __pcode_mailbox_rw()
104 mutex_lock(&tile->pcode.lock); in xe_pcode_write_timeout()
106 mutex_unlock(&tile->pcode.lock); in xe_pcode_write_timeout()
115 mutex_lock(&tile->pcode.lock); in xe_pcode_read()
117 mutex_unlock(&tile->pcode.lock); in xe_pcode_read()
177 mutex_lock(&tile->pcode.lock); in xe_pcode_request()
194 drm_err(&tile_to_xe(tile)->drm, in xe_pcode_request()
202 mutex_unlock(&tile->pcode.lock); in xe_pcode_request()
242 mutex_lock(&tile->pcode.lock); in xe_pcode_init_min_freq_table()
284 mutex_lock(&tile->pcode.lock); in xe_pcode_ready()
[all …]
|
| H A D | xe_irq.c | 430 struct xe_tile *tile; in dg1_irq_handler() local
543 gt_irq_reset(tile); in xelp_irq_reset()
553 if (tile->id == 0) in dg1_irq_reset()
556 gt_irq_reset(tile); in dg1_irq_reset()
573 struct xe_tile *tile; in vf_irq_reset() local
587 gt_irq_reset(tile); in vf_irq_reset()
593 struct xe_tile *tile; in xe_irq_reset() local
628 struct xe_tile *tile; in vf_irq_postinstall() local
673 struct xe_tile *tile; in vf_mem_irq_handler() local
846 struct xe_tile *tile; in guc2host_irq_handler() local
[all …]
|
| H A D | xe_vram.c | 233 for_each_if(t->id < tile->id) in tile_vram_size()
275 struct xe_tile *tile; in vram_fini() local
283 for_each_tile(tile, xe, id) in vram_fini()
284 tile->mem.vram.mapping = NULL; in vram_fini()
297 struct xe_tile *tile; in xe_vram_probe() local
326 for_each_tile(tile, xe, id) { in xe_vram_probe()
335 if (!tile->mem.vram.io_size) { in xe_vram_probe()
344 if (tile->mem.vram.io_size < tile->mem.vram.usable_size) in xe_vram_probe()
347 …tile->id, &tile->mem.vram.actual_physical_size, &tile->mem.vram.usable_size, &tile->mem.vram.io_si… in xe_vram_probe()
349 &tile->mem.vram.dpa_base, tile->mem.vram.dpa_base + (u64)tile->mem.vram.actual_physical_size, in xe_vram_probe()
[all …]
|
| H A D | xe_tile_sysfs.c | 27 struct xe_tile *tile = arg; in tile_sysfs_fini() local
29 kobject_put(tile->sysfs); in tile_sysfs_fini()
32 int xe_tile_sysfs_init(struct xe_tile *tile) in xe_tile_sysfs_init() argument
34 struct xe_device *xe = tile_to_xe(tile); in xe_tile_sysfs_init()
44 kt->tile = tile; in xe_tile_sysfs_init()
46 err = kobject_add(&kt->base, &dev->kobj, "tile%d", tile->id); in xe_tile_sysfs_init()
52 tile->sysfs = &kt->base; in xe_tile_sysfs_init()
54 err = xe_vram_freq_sysfs_init(tile); in xe_tile_sysfs_init()
58 return devm_add_action_or_reset(xe->drm.dev, tile_sysfs_fini, tile); in xe_tile_sysfs_init()
|
| H A D | xe_ggtt.c | 111 struct xe_tile *tile = ggtt->tile; in ggtt_update_access_counter() local
113 tile->primary_gt : tile->media_gt; in ggtt_update_access_counter()
149 xe_tile_assert(ggtt->tile, start < end); in xe_ggtt_clear()
232 ggtt->gsm = ggtt->tile->mmio.regs + SZ_8M; in xe_ggtt_init_early()
242 ggtt->pt_ops = (ggtt->tile->media_gt && in xe_ggtt_init_early()
339 xe = tile_to_xe(ggtt->tile); in xe_ggtt_node_remove()
446 xe_tile_assert(ggtt->tile, start < end); in xe_ggtt_node_insert_balloon()
459 if (xe_gt_WARN(ggtt->tile->primary_gt, err, in xe_ggtt_node_insert_balloon()
616 u8 tile_id = ggtt->tile->id; in __xe_ggtt_insert_bo_at()
656 xe_pm_runtime_put(tile_to_xe(ggtt->tile)); in __xe_ggtt_insert_bo_at()
[all …]
|
| H A D | xe_pt.c | 65 u8 id = tile->id; in __xe_pt_empty_pte()
280 struct xe_tile *tile; member
643 .tile = tile, in xe_pt_stage_bind()
810 struct xe_tile *tile; member
875 .tile = tile, in xe_pt_zap_ptes()
913 .tile = tile, in xe_pt_zap_ptes_range()
1532 struct xe_tile *tile; member
1669 .tile = tile, in xe_pt_stage_unbind()
2240 BIT(tile->id)); in op_commit()
2243 ~BIT(tile->id)); in op_commit()
[all …]
|
| H A D | xe_bo_evict.c | 31 struct xe_tile *tile; in xe_bo_evict_all() local
93 for_each_tile(tile, xe, id) in xe_bo_evict_all()
94 xe_tile_migrate_wait(tile); in xe_bo_evict_all()
155 struct xe_tile *tile; in xe_bo_restore_kernel() local
158 for_each_tile(tile, xe, id) { in xe_bo_restore_kernel()
159 if (tile != bo->tile && !(bo->flags & XE_BO_FLAG_GGTTx(tile))) in xe_bo_restore_kernel()
162 mutex_lock(&tile->mem.ggtt->lock); in xe_bo_restore_kernel()
163 xe_ggtt_map_bo(tile->mem.ggtt, bo); in xe_bo_restore_kernel()
196 struct xe_tile *tile; in xe_bo_restore_user() local
234 for_each_tile(tile, xe, id) in xe_bo_restore_user()
[all …]
|
| H A D | xe_pt.h | 31 struct xe_pt *xe_pt_create(struct xe_vm *vm, struct xe_tile *tile,
34 void xe_pt_populate_empty(struct xe_tile *tile, struct xe_vm *vm,
41 int xe_pt_update_ops_prepare(struct xe_tile *tile, struct xe_vma_ops *vops);
42 struct dma_fence *xe_pt_update_ops_run(struct xe_tile *tile,
44 void xe_pt_update_ops_fini(struct xe_tile *tile, struct xe_vma_ops *vops);
45 void xe_pt_update_ops_abort(struct xe_tile *tile, struct xe_vma_ops *vops);
47 bool xe_pt_zap_ptes(struct xe_tile *tile, struct xe_vma *vma);
48 bool xe_pt_zap_ptes_range(struct xe_tile *tile, struct xe_vm *vm,
|
| H A D | xe_svm.c | 137 struct xe_tile *tile; in xe_svm_range_notifier_event_begin() local
160 for_each_tile(tile, xe, id) in xe_svm_range_notifier_event_begin()
189 struct xe_tile *tile; in xe_svm_invalidate() local
258 if (!tile->media_gt) in xe_svm_invalidate()
387 struct xe_tile *tile; in xe_svm_copy() local
420 tile = vr_to_tile(vr); in xe_svm_copy()
452 vm_dbg(&tile->xe->drm, in xe_svm_copy()
460 vm_dbg(&tile->xe->drm, in xe_svm_copy()
488 vm_dbg(&tile->xe->drm, in xe_svm_copy()
495 vm_dbg(&tile->xe->drm, in xe_svm_copy()
[all …]
|
| H A D | xe_pcode.h | 13 void xe_pcode_init(struct xe_tile *tile);
16 int xe_pcode_init_min_freq_table(struct xe_tile *tile, u32 min_gt_freq,
18 int xe_pcode_read(struct xe_tile *tile, u32 mbox, u32 *val, u32 *val1);
19 int xe_pcode_write_timeout(struct xe_tile *tile, u32 mbox, u32 val,
21 #define xe_pcode_write(tile, mbox, val) \ argument
22 xe_pcode_write_timeout(tile, mbox, val, 1)
24 int xe_pcode_request(struct xe_tile *tile, u32 mbox, u32 request,
|
| /linux-6.15/drivers/gpu/drm/nouveau/nvkm/subdev/fb/ |
| H A D | nv20.c | 35 tile->pitch = pitch; in nv20_fb_tile_init()
37 fb->func->tile.comp(fb, i, size, flags, tile); in nv20_fb_tile_init()
38 tile->addr |= 2; in nv20_fb_tile_init()
44 struct nvkm_fb_tile *tile) in nv20_fb_tile_comp() argument
51 tile->zcomp |= tile->tag->offset; in nv20_fb_tile_comp()
54 tile->zcomp |= 0x08000000; in nv20_fb_tile_comp()
62 tile->addr = 0; in nv20_fb_tile_fini()
63 tile->limit = 0; in nv20_fb_tile_fini()
64 tile->pitch = 0; in nv20_fb_tile_fini()
65 tile->zcomp = 0; in nv20_fb_tile_fini()
[all …]
|
| H A D | nv30.c | 35 tile->addr = (0 << 4); in nv30_fb_tile_init()
38 fb->func->tile.comp(fb, i, size, flags, tile); in nv30_fb_tile_init()
39 tile->addr = (1 << 4); in nv30_fb_tile_init()
43 tile->addr |= addr; in nv30_fb_tile_init()
45 tile->pitch = pitch; in nv30_fb_tile_init()
50 struct nvkm_fb_tile *tile) in nv30_fb_tile_comp() argument
57 tile->zcomp |= ((tile->tag->offset ) >> 6); in nv30_fb_tile_comp()
58 tile->zcomp |= ((tile->tag->offset + tags - 1) >> 6) << 12; in nv30_fb_tile_comp()
60 tile->zcomp |= 0x10000000; in nv30_fb_tile_comp()
121 .tile.regions = 8,
[all …]
|
| H A D | nv10.c | 33 tile->addr = 0x80000000 | addr; in nv10_fb_tile_init()
34 tile->limit = max(1u, addr + size) - 1; in nv10_fb_tile_init()
35 tile->pitch = pitch; in nv10_fb_tile_init()
41 tile->addr = 0; in nv10_fb_tile_fini()
42 tile->limit = 0; in nv10_fb_tile_fini()
43 tile->pitch = 0; in nv10_fb_tile_fini()
44 tile->zcomp = 0; in nv10_fb_tile_fini()
59 .tile.regions = 8,
60 .tile.init = nv10_fb_tile_init,
61 .tile.fini = nv10_fb_tile_fini,
[all …]
|
| H A D | nv35.c | 31 struct nvkm_fb_tile *tile) in nv35_fb_tile_comp() argument
36 if (flags & 2) tile->zcomp |= 0x04000000; /* Z16 */ in nv35_fb_tile_comp()
37 else tile->zcomp |= 0x08000000; /* Z24S8 */ in nv35_fb_tile_comp()
38 tile->zcomp |= ((tile->tag->offset ) >> 6); in nv35_fb_tile_comp()
39 tile->zcomp |= ((tile->tag->offset + tags - 1) >> 6) << 13; in nv35_fb_tile_comp()
41 tile->zcomp |= 0x40000000; in nv35_fb_tile_comp()
50 .tile.regions = 8,
51 .tile.init = nv30_fb_tile_init,
52 .tile.comp = nv35_fb_tile_comp,
53 .tile.fini = nv20_fb_tile_fini,
[all …]
|
| H A D | nv36.c | 31 struct nvkm_fb_tile *tile) in nv36_fb_tile_comp() argument
36 if (flags & 2) tile->zcomp |= 0x10000000; /* Z16 */ in nv36_fb_tile_comp()
37 else tile->zcomp |= 0x20000000; /* Z24S8 */ in nv36_fb_tile_comp()
38 tile->zcomp |= ((tile->tag->offset ) >> 6); in nv36_fb_tile_comp()
39 tile->zcomp |= ((tile->tag->offset + tags - 1) >> 6) << 14; in nv36_fb_tile_comp()
41 tile->zcomp |= 0x80000000; in nv36_fb_tile_comp()
50 .tile.regions = 8,
51 .tile.init = nv30_fb_tile_init,
52 .tile.comp = nv36_fb_tile_comp,
53 .tile.fini = nv20_fb_tile_fini,
[all …]
|
| H A D | nv40.c | 31 struct nvkm_fb_tile *tile) in nv40_fb_tile_comp() argument
36 !nvkm_mm_head(&fb->tags.mm, 0, 1, tags, tags, 1, &tile->tag)) { in nv40_fb_tile_comp()
37 tile->zcomp = 0x28000000; /* Z24S8_SPLIT_GRAD */ in nv40_fb_tile_comp()
38 tile->zcomp |= ((tile->tag->offset ) >> 8); in nv40_fb_tile_comp()
39 tile->zcomp |= ((tile->tag->offset + tags - 1) >> 8) << 13; in nv40_fb_tile_comp()
41 tile->zcomp |= 0x40000000; in nv40_fb_tile_comp()
56 .tile.regions = 8,
57 .tile.init = nv30_fb_tile_init,
58 .tile.comp = nv40_fb_tile_comp,
59 .tile.fini = nv20_fb_tile_fini,
[all …]
|
| H A D | nv44.c | 31 u32 flags, struct nvkm_fb_tile *tile) in nv44_fb_tile_init() argument
33 tile->addr = 0x00000001; /* mode = vram */ in nv44_fb_tile_init()
34 tile->addr |= addr; in nv44_fb_tile_init()
35 tile->limit = max(1u, addr + size) - 1; in nv44_fb_tile_init()
36 tile->pitch = pitch; in nv44_fb_tile_init()
43 nvkm_wr32(device, 0x100604 + (i * 0x10), tile->limit); in nv44_fb_tile_prog()
45 nvkm_wr32(device, 0x100600 + (i * 0x10), tile->addr); in nv44_fb_tile_prog()
60 .tile.regions = 12,
61 .tile.init = nv44_fb_tile_init,
62 .tile.fini = nv20_fb_tile_fini,
[all …]
|
| H A D | nv25.c | 31 struct nvkm_fb_tile *tile) in nv25_fb_tile_comp() argument
35 if (!nvkm_mm_head(&fb->tags.mm, 0, 1, tags, tags, 1, &tile->tag)) { in nv25_fb_tile_comp()
36 if (!(flags & 2)) tile->zcomp = 0x00100000; /* Z16 */ in nv25_fb_tile_comp()
37 else tile->zcomp = 0x00200000; /* Z24S8 */ in nv25_fb_tile_comp()
38 tile->zcomp |= tile->tag->offset; in nv25_fb_tile_comp()
40 tile->zcomp |= 0x01000000; in nv25_fb_tile_comp()
48 .tile.regions = 8,
49 .tile.init = nv20_fb_tile_init,
50 .tile.comp = nv25_fb_tile_comp,
51 .tile.fini = nv20_fb_tile_fini,
[all …]
|
| H A D | nv46.c | 31 u32 flags, struct nvkm_fb_tile *tile) in nv46_fb_tile_init() argument
34 if (!(flags & 4)) tile->addr = (0 << 3); in nv46_fb_tile_init()
35 else tile->addr = (1 << 3); in nv46_fb_tile_init()
37 tile->addr |= 0x00000001; /* mode = vram */ in nv46_fb_tile_init()
38 tile->addr |= addr; in nv46_fb_tile_init()
39 tile->limit = max(1u, addr + size) - 1; in nv46_fb_tile_init()
40 tile->pitch = pitch; in nv46_fb_tile_init()
46 .tile.regions = 15,
47 .tile.init = nv46_fb_tile_init,
48 .tile.fini = nv20_fb_tile_fini,
[all …]
|
| H A D | nv41.c | 30 nv41_fb_tile_prog(struct nvkm_fb *fb, int i, struct nvkm_fb_tile *tile) in nv41_fb_tile_prog() argument
33 nvkm_wr32(device, 0x100604 + (i * 0x10), tile->limit); in nv41_fb_tile_prog()
34 nvkm_wr32(device, 0x100608 + (i * 0x10), tile->pitch); in nv41_fb_tile_prog()
35 nvkm_wr32(device, 0x100600 + (i * 0x10), tile->addr); in nv41_fb_tile_prog()
37 nvkm_wr32(device, 0x100700 + (i * 0x04), tile->zcomp); in nv41_fb_tile_prog()
50 .tile.regions = 12,
51 .tile.init = nv30_fb_tile_init,
52 .tile.comp = nv40_fb_tile_comp,
53 .tile.fini = nv20_fb_tile_fini,
54 .tile.prog = nv41_fb_tile_prog,
|
| H A D | base.c | 35 nvkm_fb_tile_fini(struct nvkm_fb *fb, int region, struct nvkm_fb_tile *tile) in nvkm_fb_tile_fini() argument
37 fb->func->tile.fini(fb, region, tile); in nvkm_fb_tile_fini()
42 u32 pitch, u32 flags, struct nvkm_fb_tile *tile) in nvkm_fb_tile_init() argument
44 fb->func->tile.init(fb, region, addr, size, pitch, flags, tile); in nvkm_fb_tile_init()
51 if (fb->func->tile.prog) { in nvkm_fb_tile_prog()
52 fb->func->tile.prog(fb, region, tile); in nvkm_fb_tile_prog()
201 for (i = 0; i < fb->tile.regions; i++) in nvkm_fb_init()
202 fb->func->tile.prog(fb, i, &fb->tile.region[i]); in nvkm_fb_init()
240 for (i = 0; i < fb->tile.regions; i++) in nvkm_fb_dtor()
241 fb->func->tile.fini(fb, i, &fb->tile.region[i]); in nvkm_fb_dtor()
[all …]
|
| /linux-6.15/drivers/gpu/drm/nouveau/nvkm/engine/gr/ |
| H A D | nv44.c | 44 nvkm_wr32(device, NV20_PGRAPH_TSIZE(i), tile->pitch); in nv44_gr_tile()
45 nvkm_wr32(device, NV20_PGRAPH_TLIMIT(i), tile->limit); in nv44_gr_tile()
46 nvkm_wr32(device, NV20_PGRAPH_TILE(i), tile->addr); in nv44_gr_tile()
53 nvkm_wr32(device, NV47_PGRAPH_TSIZE(i), tile->pitch); in nv44_gr_tile()
54 nvkm_wr32(device, NV47_PGRAPH_TLIMIT(i), tile->limit); in nv44_gr_tile()
55 nvkm_wr32(device, NV47_PGRAPH_TILE(i), tile->addr); in nv44_gr_tile()
58 nvkm_wr32(device, NV40_PGRAPH_TILE1(i), tile->addr); in nv44_gr_tile()
61 nvkm_wr32(device, NV20_PGRAPH_TSIZE(i), tile->pitch); in nv44_gr_tile()
63 nvkm_wr32(device, NV20_PGRAPH_TILE(i), tile->addr); in nv44_gr_tile()
66 nvkm_wr32(device, NV40_PGRAPH_TILE1(i), tile->addr); in nv44_gr_tile()
[all …]
|
| /linux-6.15/drivers/gpu/drm/i915/gem/selftests/ |
| H A D | i915_gem_mman.c | 52 v = div64_u64_rem(y, tile->height, &y) * tile->stride * tile->height; in tiled_offset()
93 const struct tile *tile, in check_partial_mapping() argument
111 tile->tiling, tile->stride, err); in check_partial_mapping()
186 const struct tile *tile, in check_partial_mappings() argument
199 tile->tiling, tile->stride, err); in check_partial_mappings()
352 struct tile tile; in igt_partial_tiling() local
370 struct tile tile; in igt_partial_tiling() local
398 tile.stride = tile.width * pitch; in igt_partial_tiling()
426 tile.stride = tile.width * pitch; in igt_partial_tiling()
489 struct tile tile; in igt_smoke_tiling() local
[all …]
|
| /linux-6.15/drivers/gpu/ipu-v3/ |
| H A D | ipu-image-convert.c | 863 tile = &image->tile[i]; in calc_tile_dimensions()
869 tile->stride = tile->width; in calc_tile_dimensions()
870 tile->rot_stride = tile->height; in calc_tile_dimensions()
883 tile->width, tile->height, tile->left, tile->top); in calc_tile_dimensions()
994 top = image->tile[tile].top; in calc_tile_offsets_planar()
1012 image->tile[tile].offset = y_off; in calc_tile_offsets_planar()
1013 image->tile[tile].u_off = u_off; in calc_tile_offsets_planar()
1055 image->tile[tile].u_off = 0; in calc_tile_offsets_packed()
1056 image->tile[tile++].v_off = 0; in calc_tile_offsets_packed()
1407 s_image->tile[tile].width, in convert_start()
[all …]
|