Home
last modified time | relevance | path

Searched refs:tg_mask (Results 1 – 25 of 33) sorted by relevance

12

/linux-6.15/drivers/gpu/drm/amd/display/dc/optc/dcn301/
H A Ddcn301_optc.c43 optc1->tg_shift->field_name, optc1->tg_mask->field_name
182 optc1->max_h_total = optc1->tg_mask->OTG_H_TOTAL + 1; in dcn301_timing_generator_init()
183 optc1->max_v_total = optc1->tg_mask->OTG_V_TOTAL + 1; in dcn301_timing_generator_init()
/linux-6.15/drivers/gpu/drm/amd/display/dc/optc/dcn201/
H A Ddcn201_optc.c39 optc1->tg_shift->field_name, optc1->tg_mask->field_name
190 optc1->max_h_total = optc1->tg_mask->OTG_H_TOTAL + 1; in dcn201_timing_generator_init()
191 optc1->max_v_total = optc1->tg_mask->OTG_V_TOTAL + 1; in dcn201_timing_generator_init()
/linux-6.15/drivers/gpu/drm/amd/display/dc/optc/dcn35/
H A Ddcn35_optc.c45 optc1->tg_shift->field_name, optc1->tg_mask->field_name
219 if (optc1->base.ctx->dc->debug.otg_crc_db && optc1->tg_mask->OTG_CRC_WINDOW_DB_EN != 0) in optc35_configure_crc()
252 if (optc1->base.ctx->dc->debug.otg_crc_db && optc1->tg_mask->OTG_CRC_WINDOW_DB_EN != 0) in optc35_configure_crc()
502 optc1->max_h_total = optc1->tg_mask->OTG_H_TOTAL + 1; in dcn35_timing_generator_init()
503 optc1->max_v_total = optc1->tg_mask->OTG_V_TOTAL + 1; in dcn35_timing_generator_init()
/linux-6.15/drivers/gpu/drm/amd/display/dc/optc/dcn314/
H A Ddcn314_optc.c43 optc1->tg_shift->field_name, optc1->tg_mask->field_name
265 optc1->max_h_total = optc1->tg_mask->OTG_H_TOTAL + 1; in dcn314_timing_generator_init()
266 optc1->max_v_total = optc1->tg_mask->OTG_V_TOTAL + 1; in dcn314_timing_generator_init()
/linux-6.15/drivers/gpu/drm/amd/display/dc/optc/dcn32/
H A Ddcn32_optc.c43 optc1->tg_shift->field_name, optc1->tg_mask->field_name
374 optc1->max_h_total = optc1->tg_mask->OTG_H_TOTAL + 1; in dcn32_timing_generator_init()
375 optc1->max_v_total = optc1->tg_mask->OTG_V_TOTAL + 1; in dcn32_timing_generator_init()
/linux-6.15/drivers/gpu/drm/amd/display/dc/optc/dcn31/
H A Ddcn31_optc.c41 optc1->tg_shift->field_name, optc1->tg_mask->field_name
386 optc1->max_h_total = optc1->tg_mask->OTG_H_TOTAL + 1; in dcn31_timing_generator_init()
387 optc1->max_v_total = optc1->tg_mask->OTG_V_TOTAL + 1; in dcn31_timing_generator_init()
/linux-6.15/drivers/gpu/drm/amd/display/dc/optc/dcn30/
H A Ddcn30_optc.c43 optc1->tg_shift->field_name, optc1->tg_mask->field_name
430 optc1->max_h_total = optc1->tg_mask->OTG_H_TOTAL + 1; in dcn30_timing_generator_init()
431 optc1->max_v_total = optc1->tg_mask->OTG_V_TOTAL + 1; in dcn30_timing_generator_init()
/linux-6.15/drivers/gpu/drm/amd/display/dc/optc/dcn20/
H A Ddcn20_optc.c38 optc1->tg_shift->field_name, optc1->tg_mask->field_name
572 optc1->max_h_total = optc1->tg_mask->OTG_H_TOTAL + 1; in dcn20_timing_generator_init()
573 optc1->max_v_total = optc1->tg_mask->OTG_V_TOTAL + 1; in dcn20_timing_generator_init()
/linux-6.15/drivers/gpu/drm/amd/display/dc/optc/dcn401/
H A Ddcn401_optc.c22 optc1->tg_shift->field_name, optc1->tg_mask->field_name
537 optc1->max_h_total = optc1->tg_mask->OTG_H_TOTAL + 1; in dcn401_timing_generator_init()
538 optc1->max_v_total = optc1->tg_mask->OTG_V_TOTAL + 1; in dcn401_timing_generator_init()
/linux-6.15/drivers/gpu/drm/amd/display/dc/optc/dcn10/
H A Ddcn10_optc.c40 optc1->tg_shift->field_name, optc1->tg_mask->field_name
308 if (REG(OPTC_DATA_FORMAT_CONTROL) && optc1->tg_mask->OPTC_DATA_FORMAT != 0) { in optc1_program_timing()
319 if (optc1->tg_mask->OTG_H_TIMING_DIV_MODE != 0) { in optc1_program_timing()
1675 optc1->max_h_total = optc1->tg_mask->OTG_H_TOTAL + 1; in dcn10_timing_generator_init()
1676 optc1->max_v_total = optc1->tg_mask->OTG_V_TOTAL + 1; in dcn10_timing_generator_init()
/linux-6.15/drivers/gpu/drm/amd/display/dc/inc/hw/
H A Doptc.h50 const struct dcn_optc_mask *tg_mask; member
/linux-6.15/drivers/net/ethernet/mscc/
H A Docelot_vcap.c46 u32 tg_mask; /* Current type-group mask */ member
199 data->tg_mask = 0; in vcap_data_offset_get()
203 data->tg_mask |= GENMASK(offset + width - 1, offset); in vcap_data_offset_get()
365 data.tg = (data.tg & ~data.tg_mask); in is2_entry_set()
688 data.tg = (data.tg & ~data.tg_mask); in is1_entry_set()
827 data.tg = (data.tg & ~data.tg_mask); in es0_entry_set()
/linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dcn201/
H A Ddcn201_resource.c513 static const struct dcn_optc_mask tg_mask = { variable
772 tgn10->tg_mask = &tg_mask; in dcn201_timing_generator_create()
/linux-6.15/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn32/
H A Ddcn32_clk_mgr.c271 uint32_t tg_mask = 0; in dcn32_update_clocks_update_dtb_dto() local
280 !(tg_mask & (1 << pipe_ctx->stream_res.tg->inst))) { in dcn32_update_clocks_update_dtb_dto()
281 tg_mask |= (1 << pipe_ctx->stream_res.tg->inst); in dcn32_update_clocks_update_dtb_dto()
/linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dcn10/
H A Ddcn10_resource.c405 static const struct dcn_optc_mask tg_mask = { variable
715 tgn10->tg_mask = &tg_mask; in dcn10_timing_generator_create()
/linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dcn21/
H A Ddcn21_resource.c272 static const struct dcn_optc_mask tg_mask = { variable
1055 tgn10->tg_mask = &tg_mask; in dcn21_timing_generator_create()
/linux-6.15/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn35/
H A Ddcn35_clk_mgr.c257 uint32_t tg_mask = 0; in dcn35_update_clocks_update_dtb_dto() local
266 !(tg_mask & (1 << pipe_ctx->stream_res.tg->inst))) { in dcn35_update_clocks_update_dtb_dto()
267 tg_mask |= (1 << pipe_ctx->stream_res.tg->inst); in dcn35_update_clocks_update_dtb_dto()
/linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dcn20/
H A Ddcn20_resource.c515 static const struct dcn_optc_mask tg_mask = { variable
895 tgn10->tg_mask = &tg_mask; in dcn20_timing_generator_create()
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn30/
H A Ddcn30_fpu.c44 optc1->tg_shift->field_name, optc1->tg_mask->field_name
/linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dcn303/
H A Ddcn303_resource.c588 tgn10->tg_mask = &optc_mask; in dcn303_timing_generator_create()
/linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dcn302/
H A Ddcn302_resource.c615 tgn10->tg_mask = &optc_mask; in dcn302_timing_generator_create()
/linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dcn301/
H A Ddcn301_resource.c859 tgn10->tg_mask = &optc_mask; in dcn301_timing_generator_create()
/linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dcn316/
H A Ddcn316_resource.c1061 tgn10->tg_mask = &optc_mask; in dcn31_timing_generator_create()
/linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dcn314/
H A Ddcn314_resource.c1125 tgn10->tg_mask = &optc_mask; in dcn31_timing_generator_create()
/linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dcn35/
H A Ddcn35_resource.c1050 tgn10->tg_mask = &optc_mask; in dcn35_timing_generator_create()

12