Home
last modified time | relevance | path

Searched refs:scalers (Results 1 – 13 of 13) sorted by relevance

/linux-6.15/drivers/gpu/drm/i915/display/
H A Dskl_scaler.c188 scaler_state->scalers[*scaler_id].in_use = false; in skl_update_scaler()
311 if (scaler_state->scalers[i].in_use) in intel_allocate_scaler()
314 scaler_state->scalers[i].in_use = true; in intel_allocate_scaler()
411 scaler_state->scalers[*scaler_id].in_use = false; in intel_atomic_setup_scaler()
413 scaler_state->scalers[0].in_use = true; in intel_atomic_setup_scaler()
486 scaler_state->scalers[*scaler_id].hscale = hscale; in intel_atomic_setup_scaler()
487 scaler_state->scalers[*scaler_id].vscale = vscale; in intel_atomic_setup_scaler()
492 scaler_state->scalers[*scaler_id].mode = mode; in intel_atomic_setup_scaler()
792 &crtc_state->scaler_state.scalers[scaler_id]; in skl_program_plane_scaler()
873 if (!scaler_state->scalers[i].in_use) in skl_detach_scalers()
[all …]
H A Dintel_pmdemand.c31 u8 scalers; /* pre-Xe3 only */ member
403 new_pmdemand_state->params.scalers = 7; in intel_pmdemand_atomic_check()
465 pmdemand_state->params.scalers = in intel_pmdemand_init_pmdemand_params()
565 update_reg(reg2, scalers, XELPDP_PMDEMAND_SCALERS_MASK); in intel_pmdemand_update_params()
H A Dskl_watermark.c2337 hscale_k = max(1000, mul_u32_u32(scaler_state->scalers[i].hscale, 1000) >> 16); in dsc_prefill_latency()
2338 vscale_k = max(1000, mul_u32_u32(scaler_state->scalers[i].vscale, 1000) >> 16); in dsc_prefill_latency()
2364 u64 hscale_k = max(1000, mul_u32_u32(scaler_state->scalers[0].hscale, 1000) >> 16); in scaler_prefill_latency()
2365 u64 vscale_k = max(1000, mul_u32_u32(scaler_state->scalers[0].vscale, 1000) >> 16); in scaler_prefill_latency()
H A Dintel_display_types.h720 struct intel_scaler scalers[SKL_NUM_SCALERS]; member
H A Dintel_display_debugfs.c416 &crtc_state->scaler_state.scalers[i]; in intel_scaler_info()
/linux-6.15/Documentation/userspace-api/media/v4l/
H A Ddev-mem2mem.rst13 devices are codecs, scalers, deinterlacers or format converters (i.e.
H A Dext-ctrls-codec-stateless.rst1644 not used during the decoding process but might be used by HW scalers to
1649 not used during the decoding process but might be used by HW scalers to
/linux-6.15/drivers/gpu/drm/arm/display/komeda/
H A Dkomeda_pipeline.c98 pos = to_cpos(pipe->scalers[id - KOMEDA_COMPONENT_SCALER0]); in komeda_pipeline_get_component_pos()
H A Dkomeda_pipeline_state.c595 komeda_split_data_flow(splitter->base.pipeline->scalers[0], in komeda_splitter_validate()
843 struct komeda_scaler *scaler = layer->base.pipeline->scalers[0]; in komeda_complete_data_flow_cfg()
1096 komeda_split_data_flow(pipe->scalers[0], dflow, &l_dflow, &r_dflow); in komeda_build_layer_split_data_flow()
H A Dkomeda_private_obj.c392 err = komeda_scaler_obj_add(kms, pipe->scalers[j]); in komeda_kms_add_private_objs()
H A Dkomeda_pipeline.h417 struct komeda_scaler *scalers[KOMEDA_PIPELINE_MAX_SCALERS]; member
/linux-6.15/Documentation/gpu/
H A Dkomeda-kms.rst74 compiz result to two parts and then feed them to two scalers.
385 parts and handles it by two layers and two scalers individually. But it
/linux-6.15/Documentation/userspace-api/media/
H A Dglossary.rst215 HDMI receivers, scalers, deinterlacers.