Searched refs:req_dppclk (Results 1 – 10 of 10) sorted by relevance
| /linux-6.15/drivers/gpu/drm/amd/display/dc/dccg/dcn21/ |
| H A D | dcn21_dccg.c | 46 static void dccg21_update_dpp_dto(struct dccg *dccg, int dpp_inst, int req_dppclk) in dccg21_update_dpp_dto() argument
55 if (req_dppclk) { in dccg21_update_dpp_dto()
67 phase = (req_dppclk + 9999) / 10000; in dccg21_update_dpp_dto()
96 dccg->pipe_dppclk_khz[dpp_inst] = req_dppclk; in dccg21_update_dpp_dto()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/dccg/dcn20/ |
| H A D | dcn20_dccg.c | 47 void dccg2_update_dpp_dto(struct dccg *dccg, int dpp_inst, int req_dppclk) in dccg2_update_dpp_dto() argument
51 if (dccg->ref_dppclk && req_dppclk) { in dccg2_update_dpp_dto()
57 phase = ((modulo * req_dppclk) + ref_dppclk - 1) / ref_dppclk; in dccg2_update_dpp_dto()
74 dccg->pipe_dppclk_khz[dpp_inst] = req_dppclk; in dccg2_update_dpp_dto()
|
| H A D | dcn20_dccg.h | 440 void dccg2_update_dpp_dto(struct dccg *dccg, int dpp_inst, int req_dppclk);
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/dccg/dcn31/ |
| H A D | dcn31_dccg.c | 46 void dccg31_update_dpp_dto(struct dccg *dccg, int dpp_inst, int req_dppclk) in dccg31_update_dpp_dto() argument
58 if (dccg->ref_dppclk && req_dppclk) { in dccg31_update_dpp_dto()
64 phase = ((modulo * req_dppclk) + ref_dppclk - 1) / ref_dppclk; in dccg31_update_dpp_dto()
80 dccg->pipe_dppclk_khz[dpp_inst] = req_dppclk; in dccg31_update_dpp_dto()
|
| H A D | dcn31_dccg.h | 206 int req_dppclk);
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/dccg/dcn201/ |
| H A D | dcn201_dccg.c | 48 int req_dppclk) in dccg201_update_dpp_dto() argument
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/dccg/dcn401/ |
| H A D | dcn401_dccg.c | 77 void dccg401_update_dpp_dto(struct dccg *dccg, int dpp_inst, int req_dppclk) in dccg401_update_dpp_dto() argument
81 if (dccg->ref_dppclk && req_dppclk) { in dccg401_update_dpp_dto()
87 phase = ((modulo * req_dppclk) + ref_dppclk - 1) / ref_dppclk; in dccg401_update_dpp_dto()
102 dccg->pipe_dppclk_khz[dpp_inst] = req_dppclk; in dccg401_update_dpp_dto()
|
| H A D | dcn401_dccg.h | 195 void dccg401_update_dpp_dto(struct dccg *dccg, int dpp_inst, int req_dppclk);
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/dccg/dcn35/ |
| H A D | dcn35_dccg.c | 1143 int req_dppclk) in dccg35_update_dpp_dto() argument
1154 if (dccg->ref_dppclk && req_dppclk) { in dccg35_update_dpp_dto()
1160 phase = ((modulo * req_dppclk) + ref_dppclk - 1) / ref_dppclk; in dccg35_update_dpp_dto()
1174 dccg->pipe_dppclk_khz[dpp_inst] = req_dppclk; in dccg35_update_dpp_dto()
2107 int req_dppclk) in dccg35_update_dpp_dto_cb() argument
2118 if (dccg->ref_dppclk && req_dppclk) { in dccg35_update_dpp_dto_cb()
2124 phase = ((modulo * req_dppclk) + ref_dppclk - 1) / ref_dppclk; in dccg35_update_dpp_dto_cb()
2141 dccg->pipe_dppclk_khz[dpp_inst] = req_dppclk; in dccg35_update_dpp_dto_cb()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/inc/hw/ |
| H A D | dccg.h | 98 int req_dppclk);
|