| /linux-6.15/drivers/gpu/drm/bridge/ |
| H A D | tda998x_drv.c | 700 reg_clear(struct tda998x_priv *priv, u16 reg, u8 val) in reg_clear() function
720 reg_clear(priv, REG_MAIN_CNTRL0, MAIN_CNTRL0_SR); in tda998x_reset()
844 reg_clear(priv, REG_DIP_IF_FLAGS, bit); in tda998x_write_if()
881 reg_clear(priv, REG_DIP_IF_FLAGS, DIP_IF_FLAGS_IF1); in tda998x_write_vsi()
998 reg_clear(priv, REG_SOFTRESET, SOFTRESET_AUDIO); in tda998x_audio_mute()
1001 reg_clear(priv, REG_AIP_CNTRL_0, AIP_CNTRL_0_RST_FIFO); in tda998x_audio_mute()
1023 reg_clear(priv, REG_AIP_CNTRL_0, AIP_CNTRL_0_LAYOUT | in tda998x_configure_audio()
1045 reg_clear(priv, REG_AIP_CNTRL_0, AIP_CNTRL_0_RST_CTS); in tda998x_configure_audio()
1299 reg_clear(priv, REG_TX4, TX4_PD_RAM); in tda998x_connector_get_modes()
1553 reg_clear(priv, REG_TX33, TX33_HDMI); in tda998x_bridge_mode_set()
[all …]
|
| /linux-6.15/drivers/media/platform/st/stm32/stm32-dcmipp/ |
| H A D | dcmipp-bytecap.c | 499 reg_clear(vcap, DCMIPP_CMIER, vcap->cmier); in dcmipp_bytecap_stop_streaming()
502 reg_clear(vcap, DCMIPP_P0FCTCR, DCMIPP_P0FCTCR_CPTREQ); in dcmipp_bytecap_stop_streaming()
513 reg_clear(vcap, DCMIPP_P0FSCR, DCMIPP_P0FSCR_PIPEN); in dcmipp_bytecap_stop_streaming()
691 reg_clear(vcap, DCMIPP_P0FCTCR, DCMIPP_P0FCTCR_CPTREQ); in dcmipp_bytecap_set_next_frame_or_stop()
|
| H A D | dcmipp-common.h | 169 #define reg_clear(device, reg, mask) \ macro
|
| H A D | dcmipp-byteproc.c | 420 reg_clear(byteproc, DCMIPP_P0PPCR, DCMIPP_P0PPCR_BSM_MASK); in dcmipp_byteproc_configure_scale_crop()
421 reg_clear(byteproc, DCMIPP_P0PPCR, DCMIPP_P0PPCR_LSM); in dcmipp_byteproc_configure_scale_crop()
|
| H A D | dcmipp-input.c | 381 reg_clear(inp, DCMIPP_P0FSCR, in dcmipp_inp_configure_csi()
463 reg_clear(inp, DCMIPP_PRCR, DCMIPP_PRCR_ENABLE); in dcmipp_inp_disable_streams()
|
| /linux-6.15/drivers/i3c/master/mipi-i3c-hci/ |
| H A D | hci.h | 33 #define reg_clear(r, v) reg_write(r, reg_read(r) & ~(v)) macro
|
| H A D | core.c | 164 reg_clear(HC_CONTROL, HC_CONTROL_BUS_ENABLE); in i3c_hci_bus_cleanup()
752 reg_clear(HC_CONTROL, HC_CONTROL_PIO_MODE); in i3c_hci_init()
|
| /linux-6.15/drivers/media/i2c/ |
| H A D | mt9m111.c | 141 #define reg_clear(reg, val) mt9m111_reg_clear(client, MT9M111_##reg, (val)) macro
442 ret = reg_clear(RESET, MT9M111_RESET_RESET_MODE in mt9m111_reset()
829 return reg_clear(OPER_MODE_CTRL, MT9M111_OPMODE_AUTOEXPO_EN); in mt9m111_set_autoexposure()
838 return reg_clear(OPER_MODE_CTRL, MT9M111_OPMODE_AUTOWHITEBAL_EN); in mt9m111_set_autowhitebalance()
923 ret = reg_clear(RESET, MT9M111_RESET_CHIP_ENABLE); in mt9m111_suspend()
|
| H A D | mt9m001.c | 136 static int reg_clear(struct i2c_client *client, const u8 reg, in reg_clear() function
516 ret = reg_clear(client, MT9M001_READ_OPTIONS2, 0x8000); in mt9m001_s_ctrl()
|
| /linux-6.15/drivers/media/platform/st/stm32/ |
| H A D | stm32-dcmi.c | 194 static inline void reg_clear(void __iomem *base, u32 reg, u32 mask) in reg_clear() function
862 reg_clear(dcmi->regs, DCMI_IER, IT_FRAME | IT_OVR | IT_ERR); in dcmi_stop_streaming()
865 reg_clear(dcmi->regs, DCMI_CR, CR_ENABLE); in dcmi_stop_streaming()
|