Home
last modified time | relevance | path

Searched refs:regUVD_MPC_SET_MUX_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_6_0_offset.h1051 #define regUVD_MPC_SET_MUX_BASE_IDX … macro
H A Dvcn_4_0_5_offset.h450 #define regUVD_MPC_SET_MUX_BASE_IDX … macro
H A Dvcn_4_0_0_offset.h467 #define regUVD_MPC_SET_MUX_BASE_IDX … macro
H A Dvcn_4_0_3_offset.h469 #define regUVD_MPC_SET_MUX_BASE_IDX … macro