Home
last modified time | relevance | path

Searched refs:regSDMA0_WATCHDOG_CNTL (Results 1 – 6 of 6) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/amdgpu/
H A Dsdma_v7_0.c599 temp = RREG32_SOC15_IP(GC, sdma_v7_0_get_reg_offset(adev, i, regSDMA0_WATCHDOG_CNTL)); in sdma_v7_0_gfx_resume_instance()
603 WREG32_SOC15_IP(GC, sdma_v7_0_get_reg_offset(adev, i, regSDMA0_WATCHDOG_CNTL), temp); in sdma_v7_0_gfx_resume_instance()
H A Dsdma_v6_0.c576 temp = RREG32_SOC15_IP(GC, sdma_v6_0_get_reg_offset(adev, i, regSDMA0_WATCHDOG_CNTL)); in sdma_v6_0_gfx_resume_instance()
580 WREG32_SOC15_IP(GC, sdma_v6_0_get_reg_offset(adev, i, regSDMA0_WATCHDOG_CNTL), temp); in sdma_v6_0_gfx_resume_instance()
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_11_5_0_offset.h76 #define regSDMA0_WATCHDOG_CNTL … macro
H A Dgc_12_0_0_offset.h70 #define regSDMA0_WATCHDOG_CNTL … macro
H A Dgc_11_0_0_offset.h74 #define regSDMA0_WATCHDOG_CNTL … macro
H A Dgc_11_0_3_offset.h74 #define regSDMA0_WATCHDOG_CNTL … macro