Home
last modified time | relevance | path

Searched refs:regRLC_UTCL1_STATUS_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_2_offset.h5199 #define regRLC_UTCL1_STATUS_BASE_IDX … macro
H A Dgc_9_4_3_offset.h6721 #define regRLC_UTCL1_STATUS_BASE_IDX … macro
H A Dgc_11_5_0_offset.h8720 #define regRLC_UTCL1_STATUS_BASE_IDX … macro
H A Dgc_12_0_0_offset.h6549 #define regRLC_UTCL1_STATUS_BASE_IDX … macro
H A Dgc_11_0_0_offset.h10055 #define regRLC_UTCL1_STATUS_BASE_IDX … macro
H A Dgc_11_0_3_offset.h10657 #define regRLC_UTCL1_STATUS_BASE_IDX … macro