Home
last modified time | relevance | path

Searched refs:regRLC_UTCL1_STATUS (Results 1 – 8 of 8) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_2_offset.h5198 #define regRLC_UTCL1_STATUS … macro
H A Dgc_9_4_3_offset.h6720 #define regRLC_UTCL1_STATUS … macro
H A Dgc_11_5_0_offset.h8719 #define regRLC_UTCL1_STATUS … macro
H A Dgc_12_0_0_offset.h6548 #define regRLC_UTCL1_STATUS … macro
H A Dgc_11_0_0_offset.h10054 #define regRLC_UTCL1_STATUS … macro
H A Dgc_11_0_3_offset.h10656 #define regRLC_UTCL1_STATUS … macro
/linux-6.15/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v9_4_3.c84 SOC15_REG_ENTRY_STR(GC, 0, regRLC_UTCL1_STATUS),
H A Dgfx_v11_0.c163 SOC15_REG_ENTRY_STR(GC, 0, regRLC_UTCL1_STATUS),