Home
last modified time | relevance | path

Searched refs:regPCIE_LC_CNTL (Results 1 – 4 of 4) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/amdgpu/
H A Dnbif_v6_3_1.c350 def = data = RREG32_SOC15(PCIE, 0, regPCIE_LC_CNTL); in nbif_v6_3_1_program_aspm()
355 WREG32_SOC15(PCIE, 0, regPCIE_LC_CNTL, data); in nbif_v6_3_1_program_aspm()
422 def = data = RREG32_SOC15(PCIE, 0, regPCIE_LC_CNTL); in nbif_v6_3_1_program_aspm()
427 WREG32_SOC15(PCIE, 0, regPCIE_LC_CNTL, data); in nbif_v6_3_1_program_aspm()
H A Dnbio_v4_3.c395 def = data = RREG32_SOC15(NBIO, 0, regPCIE_LC_CNTL); in nbio_v4_3_program_aspm()
400 WREG32_SOC15(NBIO, 0, regPCIE_LC_CNTL, data); in nbio_v4_3_program_aspm()
460 def = data = RREG32_SOC15(NBIO, 0, regPCIE_LC_CNTL); in nbio_v4_3_program_aspm()
465 WREG32_SOC15(NBIO, 0, regPCIE_LC_CNTL, data); in nbio_v4_3_program_aspm()
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/pcie/
H A Dpcie_6_1_0_offset.h138 #define regPCIE_LC_CNTL … macro
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/nbio/
H A Dnbio_4_3_0_offset.h6456 #define regPCIE_LC_CNTL … macro