Home
last modified time | relevance | path

Searched refs:regOTG2_OTG_VERTICAL_INTERRUPT1_CONTROL (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h8978 #define regOTG2_OTG_VERTICAL_INTERRUPT1_CONTROL … macro
H A Ddcn_3_5_0_offset.h7106 #define regOTG2_OTG_VERTICAL_INTERRUPT1_CONTROL … macro
H A Ddcn_3_5_1_offset.h7085 #define regOTG2_OTG_VERTICAL_INTERRUPT1_CONTROL … macro
H A Ddcn_3_2_1_offset.h8430 #define regOTG2_OTG_VERTICAL_INTERRUPT1_CONTROL … macro
H A Ddcn_3_1_4_offset.h8336 #define regOTG2_OTG_VERTICAL_INTERRUPT1_CONTROL … macro
H A Ddcn_3_1_2_offset.h9285 #define regOTG2_OTG_VERTICAL_INTERRUPT1_CONTROL … macro
H A Ddcn_3_2_0_offset.h8431 #define regOTG2_OTG_VERTICAL_INTERRUPT1_CONTROL … macro
H A Ddcn_3_1_5_offset.h9042 #define regOTG2_OTG_VERTICAL_INTERRUPT1_CONTROL … macro
H A Ddcn_4_1_0_offset.h9113 #define regOTG2_OTG_VERTICAL_INTERRUPT1_CONTROL … macro
H A Ddcn_3_1_6_offset.h9509 #define regOTG2_OTG_VERTICAL_INTERRUPT1_CONTROL … macro