Home
last modified time | relevance | path

Searched refs:regOTG2_OTG_STATUS_VF_COUNT_BASE_IDX (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h8941 #define regOTG2_OTG_STATUS_VF_COUNT_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h7069 #define regOTG2_OTG_STATUS_VF_COUNT_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h7048 #define regOTG2_OTG_STATUS_VF_COUNT_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h8393 #define regOTG2_OTG_STATUS_VF_COUNT_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h8299 #define regOTG2_OTG_STATUS_VF_COUNT_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h9248 #define regOTG2_OTG_STATUS_VF_COUNT_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h8394 #define regOTG2_OTG_STATUS_VF_COUNT_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h9007 #define regOTG2_OTG_STATUS_VF_COUNT_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h9076 #define regOTG2_OTG_STATUS_VF_COUNT_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h9472 #define regOTG2_OTG_STATUS_VF_COUNT_BASE_IDX … macro