Home
last modified time | relevance | path

Searched refs:regOTG0_OTG_CLOCK_CONTROL_BASE_IDX (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h8579 #define regOTG0_OTG_CLOCK_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h6707 #define regOTG0_OTG_CLOCK_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h6686 #define regOTG0_OTG_CLOCK_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h8059 #define regOTG0_OTG_CLOCK_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h7965 #define regOTG0_OTG_CLOCK_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h8912 #define regOTG0_OTG_CLOCK_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h8060 #define regOTG0_OTG_CLOCK_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h8673 #define regOTG0_OTG_CLOCK_CONTROL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h8706 #define regOTG0_OTG_CLOCK_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h9136 #define regOTG0_OTG_CLOCK_CONTROL_BASE_IDX … macro