Home
last modified time | relevance | path

Searched refs:regMPC_OUT1_MUX_BASE_IDX (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h7289 #define regMPC_OUT1_MUX_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h13081 #define regMPC_OUT1_MUX_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h13060 #define regMPC_OUT1_MUX_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h6837 #define regMPC_OUT1_MUX_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h14147 #define regMPC_OUT1_MUX_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h7408 #define regMPC_OUT1_MUX_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h6838 #define regMPC_OUT1_MUX_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h7167 #define regMPC_OUT1_MUX_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h7617 #define regMPC_OUT1_MUX_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h7628 #define regMPC_OUT1_MUX_BASE_IDX … macro