Home
last modified time | relevance | path

Searched refs:regMPCC_MCM1_MPCC_MCM_1DLUT_CONTROL_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h6563 #define regMPCC_MCM1_MPCC_MCM_1DLUT_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h14376 #define regMPCC_MCM1_MPCC_MCM_1DLUT_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h14355 #define regMPCC_MCM1_MPCC_MCM_1DLUT_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h6111 #define regMPCC_MCM1_MPCC_MCM_1DLUT_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h6112 #define regMPCC_MCM1_MPCC_MCM_1DLUT_CONTROL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h6711 #define regMPCC_MCM1_MPCC_MCM_1DLUT_CONTROL_BASE_IDX … macro