Home
last modified time | relevance | path

Searched refs:regMCIF_WB_SELF_REFRESH_CONTROL_BASE_IDX (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h1257 #define regMCIF_WB_SELF_REFRESH_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h2142 #define regMCIF_WB_SELF_REFRESH_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h2121 #define regMCIF_WB_SELF_REFRESH_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h1107 #define regMCIF_WB_SELF_REFRESH_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h2385 #define regMCIF_WB_SELF_REFRESH_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h1470 #define regMCIF_WB_SELF_REFRESH_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h1107 #define regMCIF_WB_SELF_REFRESH_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h1233 #define regMCIF_WB_SELF_REFRESH_CONTROL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h1118 #define regMCIF_WB_SELF_REFRESH_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h1686 #define regMCIF_WB_SELF_REFRESH_CONTROL_BASE_IDX … macro