Home
last modified time | relevance | path

Searched refs:regDSCL2_OBUF_MEM_PWR_CTRL_BASE_IDX (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h4513 #define regDSCL2_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h5408 #define regDSCL2_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h5387 #define regDSCL2_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h4139 #define regDSCL2_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h6127 #define regDSCL2_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h5218 #define regDSCL2_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h4140 #define regDSCL2_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h4977 #define regDSCL2_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h4452 #define regDSCL2_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h5438 #define regDSCL2_OBUF_MEM_PWR_CTRL_BASE_IDX … macro