Home
last modified time | relevance | path

Searched refs:regDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h4071 #define regDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX macro
H A Ddcn_3_5_0_offset.h4970 #define regDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX macro
H A Ddcn_3_5_1_offset.h4949 #define regDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX macro
H A Ddcn_3_2_1_offset.h3723 #define regDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX macro
H A Ddcn_3_1_4_offset.h5409 #define regDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX macro
H A Ddcn_3_1_2_offset.h4500 #define regDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX macro
H A Ddcn_3_2_0_offset.h3724 #define regDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX macro
H A Ddcn_3_1_5_offset.h4259 #define regDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX macro
H A Ddcn_4_1_0_offset.h3916 #define regDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX macro
H A Ddcn_3_1_6_offset.h4720 #define regDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX macro