Home
last modified time | relevance | path

Searched refs:regDSCL1_DSCL_2TAP_CONTROL_BASE_IDX (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h4041 #define regDSCL1_DSCL_2TAP_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h4940 #define regDSCL1_DSCL_2TAP_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h4919 #define regDSCL1_DSCL_2TAP_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h3693 #define regDSCL1_DSCL_2TAP_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h5379 #define regDSCL1_DSCL_2TAP_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h4470 #define regDSCL1_DSCL_2TAP_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h3694 #define regDSCL1_DSCL_2TAP_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h4229 #define regDSCL1_DSCL_2TAP_CONTROL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h3886 #define regDSCL1_DSCL_2TAP_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h4690 #define regDSCL1_DSCL_2TAP_CONTROL_BASE_IDX … macro