Home
last modified time | relevance | path

Searched refs:regDSCC3_DSCC_MEM_POWER_CONTROL (Results 1 – 6 of 6) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h13009 #define regDSCC3_DSCC_MEM_POWER_CONTROL … macro
H A Ddcn_3_5_0_offset.h10948 #define regDSCC3_DSCC_MEM_POWER_CONTROL … macro
H A Ddcn_3_5_1_offset.h10927 #define regDSCC3_DSCC_MEM_POWER_CONTROL … macro
H A Ddcn_3_2_1_offset.h12113 #define regDSCC3_DSCC_MEM_POWER_CONTROL … macro
H A Ddcn_3_1_4_offset.h12050 #define regDSCC3_DSCC_MEM_POWER_CONTROL … macro
H A Ddcn_3_2_0_offset.h12123 #define regDSCC3_DSCC_MEM_POWER_CONTROL … macro