Home
last modified time | relevance | path

Searched refs:regDSCC2_DSCC_PPS_CONFIG20 (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h12871 #define regDSCC2_DSCC_PPS_CONFIG20 … macro
H A Ddcn_3_5_0_offset.h10810 #define regDSCC2_DSCC_PPS_CONFIG20 … macro
H A Ddcn_3_5_1_offset.h10789 #define regDSCC2_DSCC_PPS_CONFIG20 … macro
H A Ddcn_3_2_1_offset.h11996 #define regDSCC2_DSCC_PPS_CONFIG20 … macro
H A Ddcn_3_1_4_offset.h11912 #define regDSCC2_DSCC_PPS_CONFIG20 … macro
H A Ddcn_3_1_2_offset.h12787 #define regDSCC2_DSCC_PPS_CONFIG20 … macro
H A Ddcn_3_2_0_offset.h11999 #define regDSCC2_DSCC_PPS_CONFIG20 … macro
H A Ddcn_3_1_5_offset.h12652 #define regDSCC2_DSCC_PPS_CONFIG20 … macro
H A Ddcn_4_1_0_offset.h12225 #define regDSCC2_DSCC_PPS_CONFIG20 … macro
H A Ddcn_3_1_6_offset.h13383 #define regDSCC2_DSCC_PPS_CONFIG20 … macro