Home
last modified time | relevance | path

Searched refs:regDSCC2_DSCC_MEM_POWER_CONTROL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h12878 #define regDSCC2_DSCC_MEM_POWER_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h10817 #define regDSCC2_DSCC_MEM_POWER_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h10796 #define regDSCC2_DSCC_MEM_POWER_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h12003 #define regDSCC2_DSCC_MEM_POWER_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h11919 #define regDSCC2_DSCC_MEM_POWER_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h12794 #define regDSCC2_DSCC_MEM_POWER_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h12006 #define regDSCC2_DSCC_MEM_POWER_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h12659 #define regDSCC2_DSCC_MEM_POWER_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h13390 #define regDSCC2_DSCC_MEM_POWER_CONTROL_BASE_IDX … macro