Home
last modified time | relevance | path

Searched refs:regDSCC1_DSCC_PPS_CONFIG3 (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h12705 #define regDSCC1_DSCC_PPS_CONFIG3 … macro
H A Ddcn_3_5_0_offset.h10644 #define regDSCC1_DSCC_PPS_CONFIG3 … macro
H A Ddcn_3_5_1_offset.h10623 #define regDSCC1_DSCC_PPS_CONFIG3 … macro
H A Ddcn_3_2_1_offset.h11850 #define regDSCC1_DSCC_PPS_CONFIG3 … macro
H A Ddcn_3_1_4_offset.h11746 #define regDSCC1_DSCC_PPS_CONFIG3 … macro
H A Ddcn_3_1_2_offset.h12621 #define regDSCC1_DSCC_PPS_CONFIG3 … macro
H A Ddcn_3_2_0_offset.h11847 #define regDSCC1_DSCC_PPS_CONFIG3 … macro
H A Ddcn_3_1_5_offset.h12486 #define regDSCC1_DSCC_PPS_CONFIG3 … macro
H A Ddcn_4_1_0_offset.h12047 #define regDSCC1_DSCC_PPS_CONFIG3 … macro
H A Ddcn_3_1_6_offset.h13217 #define regDSCC1_DSCC_PPS_CONFIG3 … macro