Home
last modified time | relevance | path

Searched refs:regDSCC1_DSCC_PPS_CONFIG12 (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h12723 #define regDSCC1_DSCC_PPS_CONFIG12 … macro
H A Ddcn_3_5_0_offset.h10662 #define regDSCC1_DSCC_PPS_CONFIG12 … macro
H A Ddcn_3_5_1_offset.h10641 #define regDSCC1_DSCC_PPS_CONFIG12 … macro
H A Ddcn_3_2_1_offset.h11868 #define regDSCC1_DSCC_PPS_CONFIG12 … macro
H A Ddcn_3_1_4_offset.h11764 #define regDSCC1_DSCC_PPS_CONFIG12 … macro
H A Ddcn_3_1_2_offset.h12639 #define regDSCC1_DSCC_PPS_CONFIG12 … macro
H A Ddcn_3_2_0_offset.h11865 #define regDSCC1_DSCC_PPS_CONFIG12 … macro
H A Ddcn_3_1_5_offset.h12504 #define regDSCC1_DSCC_PPS_CONFIG12 … macro
H A Ddcn_4_1_0_offset.h12065 #define regDSCC1_DSCC_PPS_CONFIG12 … macro
H A Ddcn_3_1_6_offset.h13235 #define regDSCC1_DSCC_PPS_CONFIG12 … macro