Home
last modified time | relevance | path

Searched refs:regDSCC1_DSCC_MEM_POWER_CONTROL (Results 1 – 9 of 9) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h12745 #define regDSCC1_DSCC_MEM_POWER_CONTROL … macro
H A Ddcn_3_5_0_offset.h10684 #define regDSCC1_DSCC_MEM_POWER_CONTROL … macro
H A Ddcn_3_5_1_offset.h10663 #define regDSCC1_DSCC_MEM_POWER_CONTROL … macro
H A Ddcn_3_2_1_offset.h11890 #define regDSCC1_DSCC_MEM_POWER_CONTROL … macro
H A Ddcn_3_1_4_offset.h11786 #define regDSCC1_DSCC_MEM_POWER_CONTROL … macro
H A Ddcn_3_1_2_offset.h12661 #define regDSCC1_DSCC_MEM_POWER_CONTROL … macro
H A Ddcn_3_2_0_offset.h11887 #define regDSCC1_DSCC_MEM_POWER_CONTROL … macro
H A Ddcn_3_1_5_offset.h12526 #define regDSCC1_DSCC_MEM_POWER_CONTROL … macro
H A Ddcn_3_1_6_offset.h13257 #define regDSCC1_DSCC_MEM_POWER_CONTROL … macro