Home
last modified time | relevance | path

Searched refs:regDSCC0_DSCC_PPS_CONFIG2 (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h12572 #define regDSCC0_DSCC_PPS_CONFIG2 … macro
H A Ddcn_3_5_0_offset.h10511 #define regDSCC0_DSCC_PPS_CONFIG2 … macro
H A Ddcn_3_5_1_offset.h10490 #define regDSCC0_DSCC_PPS_CONFIG2 … macro
H A Ddcn_3_2_1_offset.h11736 #define regDSCC0_DSCC_PPS_CONFIG2 … macro
H A Ddcn_3_1_4_offset.h11612 #define regDSCC0_DSCC_PPS_CONFIG2 … macro
H A Ddcn_3_1_2_offset.h12487 #define regDSCC0_DSCC_PPS_CONFIG2 … macro
H A Ddcn_3_2_0_offset.h11727 #define regDSCC0_DSCC_PPS_CONFIG2 … macro
H A Ddcn_3_1_5_offset.h12352 #define regDSCC0_DSCC_PPS_CONFIG2 … macro
H A Ddcn_4_1_0_offset.h11901 #define regDSCC0_DSCC_PPS_CONFIG2 … macro
H A Ddcn_3_1_6_offset.h13083 #define regDSCC0_DSCC_PPS_CONFIG2 … macro