Home
last modified time | relevance | path

Searched refs:regDSCC0_DSCC_PPS_CONFIG17 (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h12602 #define regDSCC0_DSCC_PPS_CONFIG17 … macro
H A Ddcn_3_5_0_offset.h10541 #define regDSCC0_DSCC_PPS_CONFIG17 … macro
H A Ddcn_3_5_1_offset.h10520 #define regDSCC0_DSCC_PPS_CONFIG17 … macro
H A Ddcn_3_2_1_offset.h11766 #define regDSCC0_DSCC_PPS_CONFIG17 … macro
H A Ddcn_3_1_4_offset.h11642 #define regDSCC0_DSCC_PPS_CONFIG17 … macro
H A Ddcn_3_1_2_offset.h12517 #define regDSCC0_DSCC_PPS_CONFIG17 … macro
H A Ddcn_3_2_0_offset.h11757 #define regDSCC0_DSCC_PPS_CONFIG17 … macro
H A Ddcn_3_1_5_offset.h12382 #define regDSCC0_DSCC_PPS_CONFIG17 … macro
H A Ddcn_4_1_0_offset.h11931 #define regDSCC0_DSCC_PPS_CONFIG17 … macro
H A Ddcn_3_1_6_offset.h13113 #define regDSCC0_DSCC_PPS_CONFIG17 … macro