Home
last modified time | relevance | path

Searched refs:regDP0_DP_DPHY_BS_SR_SWAP_CNTL (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h9706 #define regDP0_DP_DPHY_BS_SR_SWAP_CNTL … macro
H A Ddcn_3_5_0_offset.h8211 #define regDP0_DP_DPHY_BS_SR_SWAP_CNTL … macro
H A Ddcn_3_5_1_offset.h8190 #define regDP0_DP_DPHY_BS_SR_SWAP_CNTL … macro
H A Ddcn_3_2_1_offset.h8940 #define regDP0_DP_DPHY_BS_SR_SWAP_CNTL … macro
H A Ddcn_3_1_4_offset.h9396 #define regDP0_DP_DPHY_BS_SR_SWAP_CNTL … macro
H A Ddcn_3_1_2_offset.h9823 #define regDP0_DP_DPHY_BS_SR_SWAP_CNTL … macro
H A Ddcn_3_2_0_offset.h8941 #define regDP0_DP_DPHY_BS_SR_SWAP_CNTL … macro
H A Ddcn_3_1_5_offset.h9578 #define regDP0_DP_DPHY_BS_SR_SWAP_CNTL … macro
H A Ddcn_4_1_0_offset.h9609 #define regDP0_DP_DPHY_BS_SR_SWAP_CNTL … macro
H A Ddcn_3_1_6_offset.h10047 #define regDP0_DP_DPHY_BS_SR_SWAP_CNTL … macro