Home
last modified time | relevance | path

Searched refs:regDC_I2C_DDC3_HW_STATUS_BASE_IDX (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h11719 #define regDC_I2C_DDC3_HW_STATUS_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h7521 #define regDC_I2C_DDC3_HW_STATUS_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h7500 #define regDC_I2C_DDC3_HW_STATUS_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h10833 #define regDC_I2C_DDC3_HW_STATUS_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h8711 #define regDC_I2C_DDC3_HW_STATUS_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h11656 #define regDC_I2C_DDC3_HW_STATUS_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h10834 #define regDC_I2C_DDC3_HW_STATUS_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h11399 #define regDC_I2C_DDC3_HW_STATUS_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h11050 #define regDC_I2C_DDC3_HW_STATUS_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h11880 #define regDC_I2C_DDC3_HW_STATUS_BASE_IDX … macro