Searched refs:regCP_HQD_IB_CONTROL (Results 1 – 9 of 9) sorted by relevance
| /linux-6.15/drivers/gpu/drm/amd/amdgpu/ |
| H A D | gfx_v9_4_3.c | 136 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_IB_CONTROL),
1891 tmp = RREG32_SOC15(GC, GET_INST(GC, xcc_id), regCP_HQD_IB_CONTROL); in gfx_v9_4_3_xcc_mqd_init()
2051 WREG32_SOC15_RLC(GC, GET_INST(GC, xcc_id), regCP_HQD_IB_CONTROL, 0); in gfx_v9_4_3_xcc_q_fini_register()
|
| H A D | gfx_v12_0.c | 166 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_IB_CONTROL),
|
| H A D | gfx_v11_0.c | 210 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_IB_CONTROL),
|
| /linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| H A D | gc_9_4_2_offset.h | 733 #define regCP_HQD_IB_CONTROL … macro
|
| H A D | gc_9_4_3_offset.h | 3322 #define regCP_HQD_IB_CONTROL … macro
|
| H A D | gc_11_5_0_offset.h | 3613 #define regCP_HQD_IB_CONTROL … macro
|
| H A D | gc_12_0_0_offset.h | 3882 #define regCP_HQD_IB_CONTROL … macro
|
| H A D | gc_11_0_0_offset.h | 4640 #define regCP_HQD_IB_CONTROL … macro
|
| H A D | gc_11_0_3_offset.h | 4864 #define regCP_HQD_IB_CONTROL … macro
|