Home
last modified time | relevance | path

Searched refs:regCP_HQD_EOP_WPTR_MEM (Results 1 – 9 of 9) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_2_offset.h801 #define regCP_HQD_EOP_WPTR_MEM … macro
H A Dgc_9_4_3_offset.h3390 #define regCP_HQD_EOP_WPTR_MEM … macro
H A Dgc_11_5_0_offset.h3681 #define regCP_HQD_EOP_WPTR_MEM … macro
H A Dgc_12_0_0_offset.h3948 #define regCP_HQD_EOP_WPTR_MEM … macro
H A Dgc_11_0_0_offset.h4708 #define regCP_HQD_EOP_WPTR_MEM … macro
H A Dgc_11_0_3_offset.h4932 #define regCP_HQD_EOP_WPTR_MEM … macro
/linux-6.15/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v9_4_3.c153 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_EOP_WPTR_MEM),
H A Dgfx_v12_0.c183 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_EOP_WPTR_MEM),
H A Dgfx_v11_0.c227 SOC15_REG_ENTRY_STR(GC, 0, regCP_HQD_EOP_WPTR_MEM),