Home
last modified time | relevance | path

Searched refs:regCPM_CONTROL (Results 1 – 5 of 5) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/amdgpu/
H A Dnbio_v7_2.c238 def = data = RREG32_PCIE_PORT(SOC15_REG_OFFSET(NBIO, 0, regCPM_CONTROL)); in nbio_v7_2_update_medium_grain_clock_gating()
256 WREG32_PCIE_PORT(SOC15_REG_OFFSET(NBIO, 0, regCPM_CONTROL), data); in nbio_v7_2_update_medium_grain_clock_gating()
313 data = RREG32_PCIE_PORT(SOC15_REG_OFFSET(NBIO, 0, regCPM_CONTROL)); in nbio_v7_2_get_clockgating_state()
H A Dnbio_v4_3.c246 def = data = RREG32_SOC15(NBIO, 0, regCPM_CONTROL); in nbio_v4_3_update_medium_grain_clock_gating()
264 WREG32_SOC15(NBIO, 0, regCPM_CONTROL, data); in nbio_v4_3_update_medium_grain_clock_gating()
293 data = RREG32_SOC15(NBIO, 0, regCPM_CONTROL); in nbio_v4_3_get_clockgating_state()
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/pcie/
H A Dpcie_6_1_0_offset.h512 #define regCPM_CONTROL … macro
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/nbio/
H A Dnbio_4_3_0_offset.h6796 #define regCPM_CONTROL … macro
H A Dnbio_7_2_0_offset.h19334 #define regCPM_CONTROL … macro