Home
last modified time | relevance | path

Searched refs:regCM2_CM_POST_CSC_CONTROL_BASE_IDX (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h4521 #define regCM2_CM_POST_CSC_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h5416 #define regCM2_CM_POST_CSC_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h5395 #define regCM2_CM_POST_CSC_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h4147 #define regCM2_CM_POST_CSC_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h6135 #define regCM2_CM_POST_CSC_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h5226 #define regCM2_CM_POST_CSC_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h4148 #define regCM2_CM_POST_CSC_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h4985 #define regCM2_CM_POST_CSC_CONTROL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h4578 #define regCM2_CM_POST_CSC_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h5446 #define regCM2_CM_POST_CSC_CONTROL_BASE_IDX … macro