Home
last modified time | relevance | path

Searched refs:regCM1_CM_POST_CSC_B_C11_C12 (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h4118 #define regCM1_CM_POST_CSC_B_C11_C12 … macro
H A Ddcn_3_5_0_offset.h5017 #define regCM1_CM_POST_CSC_B_C11_C12 … macro
H A Ddcn_3_5_1_offset.h4996 #define regCM1_CM_POST_CSC_B_C11_C12 … macro
H A Ddcn_3_2_1_offset.h3770 #define regCM1_CM_POST_CSC_B_C11_C12 … macro
H A Ddcn_3_1_4_offset.h5456 #define regCM1_CM_POST_CSC_B_C11_C12 … macro
H A Ddcn_3_1_2_offset.h4547 #define regCM1_CM_POST_CSC_B_C11_C12 … macro
H A Ddcn_3_2_0_offset.h3771 #define regCM1_CM_POST_CSC_B_C11_C12 … macro
H A Ddcn_3_1_5_offset.h4306 #define regCM1_CM_POST_CSC_B_C11_C12 … macro
H A Ddcn_4_1_0_offset.h4081 #define regCM1_CM_POST_CSC_B_C11_C12 … macro
H A Ddcn_3_1_6_offset.h4767 #define regCM1_CM_POST_CSC_B_C11_C12 … macro