Home
last modified time | relevance | path

Searched refs:regCM0_CM_POST_CSC_C11_C12_BASE_IDX (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h3691 #define regCM0_CM_POST_CSC_C11_C12_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h4594 #define regCM0_CM_POST_CSC_C11_C12_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h4573 #define regCM0_CM_POST_CSC_C11_C12_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h3369 #define regCM0_CM_POST_CSC_C11_C12_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h4753 #define regCM0_CM_POST_CSC_C11_C12_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h3844 #define regCM0_CM_POST_CSC_C11_C12_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h3370 #define regCM0_CM_POST_CSC_C11_C12_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h3603 #define regCM0_CM_POST_CSC_C11_C12_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h3561 #define regCM0_CM_POST_CSC_C11_C12_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h4064 #define regCM0_CM_POST_CSC_C11_C12_BASE_IDX … macro