Home
last modified time | relevance | path

Searched refs:regABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h7560 #define regABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE … macro
H A Ddcn_3_5_0_offset.h13493 #define regABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE … macro
H A Ddcn_3_5_1_offset.h13472 #define regABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE … macro
H A Ddcn_3_2_1_offset.h7108 #define regABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE … macro
H A Ddcn_3_1_4_offset.h14820 #define regABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE … macro
H A Ddcn_3_1_2_offset.h7943 #define regABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE … macro
H A Ddcn_3_2_0_offset.h7109 #define regABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE … macro
H A Ddcn_3_1_5_offset.h7706 #define regABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE … macro
H A Ddcn_4_1_0_offset.h7849 #define regABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE … macro
H A Ddcn_3_1_6_offset.h8167 #define regABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE … macro