Home
last modified time | relevance | path

Searched refs:regABM0_BL1_PWM_TARGET_ABM_LEVEL_BASE_IDX (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_6_0_offset.h7427 #define regABM0_BL1_PWM_TARGET_ABM_LEVEL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h13360 #define regABM0_BL1_PWM_TARGET_ABM_LEVEL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h13339 #define regABM0_BL1_PWM_TARGET_ABM_LEVEL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h6975 #define regABM0_BL1_PWM_TARGET_ABM_LEVEL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h14687 #define regABM0_BL1_PWM_TARGET_ABM_LEVEL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h7810 #define regABM0_BL1_PWM_TARGET_ABM_LEVEL_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h6976 #define regABM0_BL1_PWM_TARGET_ABM_LEVEL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h7573 #define regABM0_BL1_PWM_TARGET_ABM_LEVEL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h7758 #define regABM0_BL1_PWM_TARGET_ABM_LEVEL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h8034 #define regABM0_BL1_PWM_TARGET_ABM_LEVEL_BASE_IDX … macro